

## 積體電路設計概論 Project2

107062103 王依婷

## I. 5 Screenshots :

• Layout with ruler






DRC summary report

```
EILE Edit Options Windows

RULECHECK SLOT. S2_M3 NOT EXECUTED
RULECHECK SLOT. S3_M3 NOT EXECUTED
RULECHECK SLOT. S1_M4 NOT EXECUTED
RULECHECK SLOT. S1_M4 NOT EXECUTED
RULECHECK SLOT. S2_M4 NOT EXECUTED
RULECHECK SLOT. S2_M5 NOT EXECUTED
RULECHECK SLOT. S3_M5 NOT EXECUTED
RULECHECK SLOT. S1_M5 NOT EXECUTED
RULECHECK SLOT. S1_M5 NOT EXECUTED
RULECHECK SLOT. S1_M5 NOT EXECUTED
RULECHECK SLOT. S3_M5 NOT EXECUTED
RULECHECK SLOT. S3_M5 NOT EXECUTED
RULECHECK SLOT. S3_M5 NOT EXECUTED
RULECHECK SLOT. S1_M6 NOT EXECUTED
RULECHECK SLOT. S1_M6 NOT EXECUTED
RULECHECK SLOT. S2_M6 NOT EXECUTED
RULECHECK SLOT. S3_M6 NOT EXECUTED
RULECHECK SLOT. S3_M6 NOT EXECUTED
RULECHECK SLOT. S3_M6 NOT EXECUTED
RULECHECK SLOT. S2_M6 NOT EXECUTED
RULECHECK SLOT. S2_M6 NOT EXECUTED
RULECHECK SLOT. S2_M6 NOT EXECUTED
RULECHECK SLOT. S3_M6 NO
```


• LVS passing message




## • LVS schematic

## II. Other discussion


在這次的作業中我沒有使用 standard cell library 裡面的 cell,因為 library 裡面的 cell 其實比較大,改成自己繪製了 inverter,再用來它和 transmission gate 組合成 2-to-1 的 MUX,之後再組合成 full adder,最 後形成 ADDER3。以下分別是 inverter、MUX、full adder 的 layout 圖,還有參考的電路圖(LVS 檔案的話其實有包含在 ADDER3 裡面了,所以不再附上)。




(a) inverter




(b) 2-to-1 MUX





(c) 1-bit full adder



(d) 參考的 full adder 圖

我覺得 project2 和 project1 的規模差非常多,在 inverter、MUX、FA 每一層級都要檢查沒問題才能繼續做下去,等到畫到最後 ADDER3 時 layout 已經變得非常複雜!一開始 LVS 一直不過,慢慢檢查才發現在很多小地方不小心漏掉一些,比如我漏畫很多 via 等,最後也覺得有 debug 出了一些條理,感覺更熟悉畫 layout 了! 這次也自己畫了 cell 來使用,讓 area 減少不少,蠻有成就感的。