## Connecting an I<sup>2</sup>S-Compatible Audio DAC to the AT91x40 Series Microcontrollers

#### Introduction

The purpose of this Application Note is to provide the procedure to construct the interface between a stereo audio digital-to-analog converter (DAC) and an AT91x40 Series Microcontroller (DocRef. 2).

The stereo audio DAC of choice for this example, is the Micronas® DAC 3550A device. The digital interface of such a device is usually I<sup>2</sup>S standard compliant. As the AT91x40 Series microcontrollers do not embed such a serial peripheral, a parallel to I<sup>2</sup>S serial interface has to be set up with a programmable logic device. This has been achieved with an ATMEL ATF1508ASV 128 Macrocells CPLD (DocRef. 3).

This class of DAC embeds audio configuration registers that are accessible through a serial link. Because this peripheral is not embedded in the AT91x40 Series Microcontrollers, the protocol must be established by software through Parallel Input/Output (PIO) lines (DocRef. 4).

#### References


The following sources contributed information to this Application Note

- ATMEL AT91 ARM Thumb Microcontrollers AT91x40 Series Full Data-Sheet, Rev. 1354C-07/01
- ATMEL High-performance EE PLD ATF1508ASV/ATF1508ASVL, Rev. 1408E-09/00
- 3. AT91 TWI Drivers for AT24C512 Serial E<sup>2</sup>PROM, Rev. 1742A-04/01



# AT91 ARM® Thumb® Microcontrollers

# Application Note







#### Serialization

The I<sup>2</sup>S (Inter-IC Sound) standard is based on a three-wire bus (DocRef. 1):

- a continuous serial clock (sck),
- a word select signal (ws)
- a serial data line (sd)

The device generating sck and ws (ie the CPLD in our application) is the master.

The serial data (sd) is driven out from the master on the trailing edge of the serial clock (sck) and sampled by the audio DAC on the sck leading edge. The word select signal (ws) indicates the channel being transmitted:

- ws = 0; left channel,
- ws = 1; right channel.

The access to the serializer is established through the AT91 External Bus Interface (EBI) peripheral. An interrupt signal is provided by this device to the microcontroller in order to alert the software that it must write the next audio data.

To view the adopted I<sup>2</sup>S hardware configuration, please refer to the illustration in Figure 1 on page 3. The hardware connections are illustrated in Figure 3 on page 4. In this application example, the 6.144MHz Quartz Crystal Oscillator sets the audio data sample rate to 48KHz.

#### I<sup>2</sup>S Hardware Block Diagram

Figure 1. I<sup>2</sup>S Hardware Interface Block Diagram




Figure 2. Timing Diagram







Figure 3. I<sup>2</sup>S Hardware Connections



## AT71508ASV CPLD VHDL Code

The related CPLD VHDL Code is the following:

```
-- ATMEL Microcontroller Software Support - ROUSSET -
-- AT91 Audio Extension Card I2S Interface
-- 1.0- 11/10/01- ED
library IEEE ;
use IEEE.std_logic_1164.all ;
-- Entity Section
entity i2s_interface is
port (
       data: in std_logic_vector(15 downto 0); -- Data Bus
       address: in std_logic_vector(3 downto 1 ; -- Address Bus
                                                   -- AT91 Reset Signal
       nrst,
       ncs,
                                                   -- AT91 Chip Select Signal
       CS,
                                                   -- AT91 Chip Select Signal
                                                   -- AT91 Write Control Signal
       nwe,
                                                   -- 6.144MHz Clock Input
       clock : in std_logic ;
                                                   -- AT91 Interrupt Signal
       irq,
       dai,
                                                   -- I2S Serial Data
                                                   -- I2S Channel Word Select
       wsi,
       cli: out std_logic
                                                  -- I2S Serial Clock
   ) ;
end i2s_interface ;
-- I2S Architecture Section
architecture i2s of i2s_interface is
signal left_data_select,
                                   -- left data chip select signal
   right_data_select,
                                  -- right data chip select signal
   run_command_select,
                                  -- start/stop command chip select
   start,
                                   -- Start/Stop Serializing Data
                                   -- primary clock (6.144MHz)
   sck,
                                   -- divided by 4 (1.536MHz)
                                   -- intermediate clock variable
   clk_int_sck,
   sck_1,
                                   -- left data register output enable command
   sck_2,
                                   -- right data register output enable command
```





```
WS,
                                                    -- primary clock (6.144MHz)
                                                    -- divided by 32 (96KHz)
    wsp
                                                    -- shift register load command
: std_logic ;
signal left_data_1,
                                                    -- left data from software interface
        right_data_1,
                                                    -- right data from software interface
   left_data_2,
                                                    -- left data ready to be serialized
   right_data_2,
                                                    -- right data ready to be serialized
   parallel_data,
                                                     -- parallel data to be loaded into
                                                     -- the shift register
   loaded data
                                                     -- parallel data to be serialized
: std_logic_vector(15 downto 0) ;
signal
        clk_int_ws
                                                    -- intermediate clock variable
: integer range 0 to 31;
begin
  i2s_selection : process(nrst, cs, ncs, nwe, address)
 begin
   if ((nrst = '0') or ((cs = '0') and (ncs = '1')) or (nwe = '1')) then
     left_data_select <= '1' ;</pre>
                                                    -- select signals are deactivated
     right_data_select <= '1';
                                                   -- in case of reset assertion
     run_command_select <= '1' ;</pre>
                                                    -- and no area selection
    elsif ((cs = '1') and (ncs = '0') and (nwe = '0')) then
     case address is
        when b"000" =>
         left_data_select <= '0';</pre>
                                                    -- if area selection,
         right_data_select <= '1';
                                                     -- one select signal
         run_command_select <= '1' ;</pre>
                                                    -- activated
        when b"001" =>
         left_data_select <= '1' ;</pre>
                                                   -- depending on
         right_data_select <= '0';
                                                     -- the address code
         run_command_select <= '1' ;</pre>
        when b"010" =>
         left_data_select <= '1' ;</pre>
         right_data_select <= '1';
         run_command_select <= '0';</pre>
       when others =>
         left_data_select <= '1' ;</pre>
         right_data_select <= '1';
         run_command_select <= '1' ;</pre>
     end case ;
    else
     left_data_select <= '1' ;</pre>
                                                    -- else, all select signals
     right_data_select <= '1';
                                                     -- deactivated
     run_command_select <= '1' ;</pre>
    end if ;
  end process ;
```

6

```
left_data_1(15 downto 0) <= data(15 downto 0) when rising_edge(left_data_select) ;</pre>
-- left data registered (first registration stage) in case of related select signal activation
right_data_1(15 downto 0) <= data(15 downto 0) when rising_edge(right_data_select);
-- right data registered (first registration stage) in case of related select signal activation
start <= '0' when nrst = '0' else data(0) when rising_edge(run_command_select) ;
-- start/stop command registered in case of related select signal activation
clk_int_sck <= '0' when start = '0' else not clk_int_sck when rising_edge(clock) ;</pre>
sck <= '0' when start = '0' else not sck when rising_edge(clk_int_sck) ;</pre>
-- I2S Serial Clock
sck_div : process(nrst, start, sck)
begin
 if ((nrst = '0') or (start = '0')) then
   clk_int_ws <= 31 ;
 elsif falling_edge(sck) then
                                                  -- clk_int_ws = sck
   clk_int_ws <= (clk_int_ws + 1) mod 32 ;</pre>
                                                        -- divided 5 times
 end if ;
end process ;
ws_assert : process(nrst, start, clk_int_ws)
begin
 if ((nrst = '0') or (start = '0')) then
   ws <= '1' ;
 elsif ((clk_int_ws >= 0) and (clk_int_ws <= 15)) then</pre>
   ws <= '0';
                                                -- ws toggles each
  else
                                                       -- sck divided 4
   ws <= '1' ;
                                                      -- times toggling
 end if ;
end process ;
-- I2S Channel Word Select
data_load_signals : process(start, ws, sck)
begin
 if (start = '0') then
   sck_1 <= '0';
   sck_2 <= '0';
 elsif rising_edge(sck) then
   sck_1 <= ws ;
   sck_2 <= sck_1 ;
  end if ;
end process ;
```





```
-- parallel data to be loaded into the shift register output enable signal
 -- signal to generate the load of the shift register in combination with the sck_1 signal
 wsp <= not (sck_1 xor sck_2) ;
                                                       -- shift register load signal
                                                       -- data second registration stage
 registered_data : process(nrst, start, ws)
 begin
   if ((nrst = '0') or (start = '0')) then
     left_data_2(15 downto 0) <= x"0000";</pre>
     right_data_2(15 downto 0) <= x"0000";
   elsif falling_edge(ws) then
     left_data_2(15 downto 0) <= left_data_1(15 downto 0) ;</pre>
     right_data_2(15 downto 0) <= right_data_1(15 downto 0) ;</pre>
   end if ;
 end process ;
 parallel_data(15 downto 0) <= left_data_2(15 downto 0) when sck_1 = '0' else right_data_2(15 downto 0);</pre>
 -- registered data release to the shift register input
 shifter : process
 begin
   wait until falling_edge(sck) ;
   if (wsp = '0') then
     loaded_data(15 downto 0) <= parallel_data(15 downto 0) ;</pre>
     -- loading of the released data into the shift register
   elsif (wsp = '1') then
     loaded_data(15 downto 1) <= loaded_data(14 downto 0);</pre>
     loaded_data(0) <= '0';
     -- loaded data shifted with sck
   end if ;
 end process ;
 serial_data : process(nrst, start, loaded_data(15))
 begin
   if ((nrst = '0') or (start = '0')) then
     dai <= '0';
   else
     dai <= loaded_data(15) ;</pre>
                                                    -- output serial data
   end if :
 end process ;
 cli <= sck ;
                                                    -- I2S Serial Clock
 wsi <= ws ;
                                                    -- I2S Channel Word Select
 irq <= ws ;
                                                    -- AT91 Interrupt Signal
end i2s ;
```

### Software Interface Description

The corresponding software interface is made up of 3 16-bit registers to write the right and left channel data and to start and stop the serialization process.

The I<sup>2</sup>S registers are accessed through an AT91 Chip Select line and the sub-addresses are decoded by the CPLD.

Offset to Base Address	Operation
0x0	Load input latch left channel
0x2	Load input latch right channel
0x4	Start (Write 1)/Stop (Write 0: Reset State)

#### **Schematics**

The schematics shown in Figure 4 on page 10 and Figure 5 on page 11, illustrate a concrete example of the principle set out in this Application Note.





Figure 4. Schematics Board: Audio Extension Card Decode CPLD





Figure 5. Audio Extension Card Audio DAC





#### **Document Details**

Title AT91 ARM Thumb Microcontrollers: Application Note

Literature Number 2646A

**Revision History** 

Version A Publication Date: 10 May, 2002



#### **Atmel Headquarters**

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

#### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com



#### © Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® is the registered trademark of Atmel.

ARM®, ARM®Thumb®and ARM Powered® are the registered trademarks of ARM Ltd. ®Micronas DAC3550A is the registered trademark of Micronas Semiconductor Holding AG. Other terms and product names may be the trademarks of others.

