

# **QST608**

# Capacitive touch sensor device with rotor or slider plus five extra keys and I2C interface

**Preliminary Data** 

#### **Features**


- Patented charge-transfer design
- Rotor (or slider) plus five extra keys
- Up to five general-purpose outputs
- I<sup>2</sup>C interface
- Fully "debounced" results
- Patented AKS<sup>™</sup> Adjacent Key Suppression
- Self-calibration and auto drift compensation
- Spread-spectrum bursts to reduce EMI
- ECOPACK® (RoHS compliant) packages

# **Applications**

This device specifically targets human interfaces and front panels for a wide range of applications such as PC peripherals, home entertainment systems, gaming devices, lighting and appliance controls, remote controls, etc.

QST devices are designed to replace mechanical switching/control devices and the reduced number of moving parts in the end product provides the following advantages:

- Lower customer service costs
- Reduced manufacturing costs
- Increased product lifetime



## Description

The QST608 is the ideal solution for the design of capacitive touch sensing user interfaces.

Touch-sensitive controls are increasingly replacing electromechanical switches in home appliances, consumer and mobile electronics, and in computers and peripherals. Capacitive touch controls allow designers to create stylish, functional, and economical designs which are highly valued by consumers, often at lower cost than the electromechanical solutions they replace.

The QST608 QTouch™ sensor IC is a pure digital solution based on Quantum's patented charge-transfer (QProx™) capacitive technology.

QTouch<sup>™</sup> and QProx<sup>™</sup> are trademarks of the Quantum Research Group.

Table 1. Device summary

| Feature                  | Order code       |
|--------------------------|------------------|
| reature                  | QST608KT6        |
| Operating supply voltage | 2.4V to 5.5V     |
| Supported interface      | I <sup>2</sup> C |
| Operating temperature    | –40° to +85° C   |
| Package                  | LQFP32 (7x7)     |

December 2007 Rev 1 1/44

Contents QST608

# **Contents**

| 1   | Devi  | Device overview4                |  |  |  |  |  |  |
|-----|-------|---------------------------------|--|--|--|--|--|--|
| 2   | Pin c | description5                    |  |  |  |  |  |  |
| 3   | QST   | touch sensing technology7       |  |  |  |  |  |  |
| 2 3 | 3.1   | Functional description          |  |  |  |  |  |  |
|     | 3.2   | Spread-spectrum operation 7     |  |  |  |  |  |  |
|     | 3.3   | Faulty and unused keys          |  |  |  |  |  |  |
|     | 3.4   | Detection threshold levels      |  |  |  |  |  |  |
|     | 3.5   | Detection integrator filter 8   |  |  |  |  |  |  |
|     | 3.6   | Self-calibration                |  |  |  |  |  |  |
|     | 3.7   | Fast positive recalibration     |  |  |  |  |  |  |
|     | 3.8   | Forced key recalibration        |  |  |  |  |  |  |
|     | 3.9   | Max On-Duration                 |  |  |  |  |  |  |
|     | 3.10  | Drift compensation              |  |  |  |  |  |  |
|     | 3.11  | Adjacent key suppression (AKS™) |  |  |  |  |  |  |
| 4   | Devi  | ce operating mode               |  |  |  |  |  |  |
| 4   | 4.1   | Main features                   |  |  |  |  |  |  |
|     | 4.2   | Reset and power-up              |  |  |  |  |  |  |
|     | 4.3   | Burst operation                 |  |  |  |  |  |  |
|     | 4.4   | Low power mode                  |  |  |  |  |  |  |
|     | 4.5   | General-purpose outputs         |  |  |  |  |  |  |
|     | 4.6   | IRQ pin                         |  |  |  |  |  |  |
|     | 4.7   | Communication packet            |  |  |  |  |  |  |
|     | 4.8   | I2C address selection           |  |  |  |  |  |  |
|     | 4.9   | Supported commands              |  |  |  |  |  |  |
| 5   | Desi  | gn guidelines24                 |  |  |  |  |  |  |
|     | 5.1   | C <sub>S</sub> sense capacitor  |  |  |  |  |  |  |
|     | 5.2   | Sensitivity tuning              |  |  |  |  |  |  |
|     |       | 5.2.1 Increasing sensitivity    |  |  |  |  |  |  |

QST608 Contents

| 10 | Revi       | sion history43  |
|----|------------|---|
|    |            | 9.2.1 Revision 1.0  |
|    | 9.2        | Device revision identification  |
|    | 9.1        | Device identification   |
| 9  | Devi       | ce revision information   |
| 8  | Part       | numbering 41  |
| 7  | Pack       | kage mechanical data  |
|    | 6.8        | I2C control interface   |
|    | 6.7        | 6.6.1General characteristics336.6.2Output pin characteristics33RESET pin36  |
|    | 6.6        | GPOn pin characteristics  |
|    | 6.5        | Capacitive sensing characteristics  |
|    | 6.4        | Supply current characteristics  |
|    | 6.3        | Operating conditions  |
|    | 6.2        | 6.1.1 Minimum and maximum values 28 6.1.2 Typical values 28 6.1.3 Typical curves 28 6.1.4 Loading capacitor 28 6.1.5 Pin input voltage 29 Absolute maximum ratings 29 |
| 6  | 6.1        | trical characteristics  |
| •  | Floor      |   |
|    | 5.7        | Slider and rotor layout   |
|    | 5.6        | PCB layout and construction   |
|    | 5.4<br>5.5 | ESD protection  |
|    | 5.3        | 5.2.3 Key balance   |
|    |            | 5.2.2 Decreasing sensitivity  |

Device overview QST608

### 1 Device overview

The QST608 capacitive touch sensor IC is a pure digital solution based on Quantum's patented charge-transfer (QProx<sup>™</sup>) capacitive technology.

This technology allows users to create simple touch panel sensing electrode interfaces for conventional or flexible printed circuit boards (PCB/FPCB). Sensing electrodes are part of the PCB layout (copper pattern or printed conductive ink) and may be used in various shapes (circle, rectangular, etc.).

By implementing the QProx<sup>™</sup> charge-transfer algorithm, the QST608 detects finger presence (human touch) near electrodes behind a dielectric (glass, plastic, wood, etc.). Only one external sampling capacitor by channel is used in the measuring circuitry to control the detection.

QST technology also incorporates advanced processing techniques such as drift compensation, auto-calibration, noise filtering, and Quantum's patented Adjacent Key Suppression™ (AKS™) to ensure maximum usability and control integrity.

In order to meet environmental requirements, ST offers this device in ECOPACK® packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97.

The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

QST608 Pin description

# 2 Pin description

Figure 1. 32-pin package pinout




Table 2. Device pin description

| Pin | Pin name            | Type <sup>(1)</sup> | Function                      | If unused                |
|-----|---------------------|---------------------|-------------------------------|--------------------------|
| 1   | GPO4 <sup>(2)</sup> | PP (HS)             | General purpose output 4      | Open                     |
| 2   | GPO5 <sup>(2)</sup> | PP (HS)             | General purpose output 5      | Open                     |
| 3   | ĪRQ                 | OD (HS)             | Interrupt line (active low)   | Open                     |
| 4   | I2C_SDA (3)         | TOD (HS)            | I <sup>2</sup> C serial data  | Open                     |
| 5   | I2C_SCL (3)         | TOD (HS)            | I <sup>2</sup> C serial clock | Open                     |
| 6   | RESET               | BD                  | Reset (active low)            | 10nF capacitor to ground |
| 7   | NC                  |                     | Not connected                 |                          |
| 8   | V <sub>DD_1</sub>   | S                   | Supply voltage                |                          |
| 9   | V <sub>SS_1</sub>   | S                   | Ground voltage                |                          |
| 10  | V <sub>SS_2</sub>   | S                   | Ground voltage                |                          |
| 11  | V <sub>SS_3</sub>   | S                   | Ground voltage                |                          |
| 12  | V <sub>SS_4</sub>   | S                   | Ground voltage                |                          |
| 13  | V <sub>DD_2</sub>   | S                   | Supply voltage                |                          |

577

Pin description QST608

Table 2. Device pin description (continued)

| Pin | Pin name                 | Type <sup>(1)</sup> | Function  | If unused       |
|-----|--------------------------|---------------------|---|-----------------|
| 14  | SNSA_MCK1                | SNS                 | Rotor/slider 1 electrode A sense pin to Cs                                  | Open            |
| 15  | SNSKA_MCK1               | SNS                 | Rotor/slider 1 electrode A sense pin to Cs/Rs                               | Open            |
| 16  | SNSB_MCK1                | SNS                 | Rotor/slider 1 electrode B sense pin to Cs                                  | Open            |
| 17  | SNSKB_MCK1               | SNS                 | Rotor/slider 1 electrode B sense pin to Cs/Rs                               | Open            |
| 18  | SNSC_MCK1                | SNS                 | Rotor/slider 1 electrode C sense pin to Cs                                  | Open            |
| 19  | SNSKC_MCK1               | SNS                 | Rotor/slider 1 electrode C sense pin to Cs/Rs                               | Open            |
| 20  | SNS_SCK5                 | SNS                 | Key 5 sense pin to Cs   | Open            |
| 21  | SNSK_SCK5                | SNS                 | Key 5 sense pin to Cs/Rs  | Open            |
| 22  | SNS_SCK1                 | SNS                 | Key 1 sense pin to Cs   | Open            |
| 23  | SNSK_SCK1                | SNS                 | Key 1 sense pin to Cs/Rs  | Open            |
| 24  | SNS_SCK2                 | SNS                 | Key 2 sense pin to Cs   | Open            |
| 25  | SNSK_SCK2                | SNS                 | Key 2 sense pin to Cs/Rs  | Open            |
| 26  | SNS_SCK3                 | SNS                 | Key 3 sense pin to Cs   | Open            |
| 27  | SNSK_SCK3                | SNS                 | Key 3 sense pin to Cs/Rs  | Open            |
| 28  | SNS_SCK4                 | SNS                 | Key 4 sense pin to Cs   | Open            |
| 29  | SNSK_SCK4                | SNS                 | Key 4 sense pin to Cs/Rs  | Open            |
| 30  | GPO1/ADD0 (2)            | PP (HS)             | General purpose output 1 and I <sup>2</sup> C address bit 0 option resistor | Option resistor |
| 31  | GPO2/ADD1 (2)            | PP (HS)             | General purpose output 2 and I <sup>2</sup> C address bit 1 option resistor |                 |
| 32  | GPO3/ADD2 <sup>(2)</sup> | PP (HS)             | General purpose output 3 and I <sup>2</sup> C address bit 2 option resistor |                 |

S: supply pin, BD: bidirectional pin, SNS: capacitive sensing pin, PP: Output push-pull, OD: Output open-drain, TOD: Output true open-drain and HS: 20mA high sink output (on N-buffer only).

<sup>2.</sup> During reset phase, these pins are floating and their state depends on the option resistor when available.


<sup>3.</sup> An external pull-up of 4.7 kOhm (typical) is required on these pins.

#### **QST touch sensing technology** 3

#### 3.1 **Functional description**

QST devices employ bursts of charge-transfer cycles to acquire signals. Burst mode permits low power operation, dramatically reduces RF emissions, lowers susceptibility to RF fields, and yet permits excellent speed. Signals are processed using algorithms pioneered by Quantum which are specifically designed to provide reliable, trouble-free operation over the life of the product.

The QST switches and charge measurement hardware functions are all internal to the device. An external C<sub>S</sub> capacitor accumulates the charge from sense-plate C<sub>X</sub>, which is then measured. Larger values of  $C_X$  cause the charge transferred into  $C_S$  to rise more rapidly, reducing available resolution. As a minimum resolution is required for proper operation, this can result in dramatically reduced gain. Larger values of C<sub>S</sub> reduce the rise of differential voltage across it, increasing available resolution by permitting longer QST bursts. The value of  $C_S$  can thus be increased to allow larger values of  $C_X$  to be tolerated. The device is responsive to both C<sub>X</sub> and C<sub>S</sub>, and changes in either can result in substantial changes in sensor gain.



#### 3.2 Spread-spectrum operation

The bursts operate over a spread of frequencies, so that external fields will have minimal effect on key operation and emissions are very weak. Spread-spectrum operation works with the Detection Integrator mechanism (DI) to dramatically reduce the probability of false detection due to noise.

### 3.3 Faulty and unused keys

Any sensing channel that does not have its sense capacitor  $(C_S)$  fitted is assumed to be either faulty or unused. This channel takes no further part in operation unless a Master-commanded recalibration operation shows it to have an in-range burst count again. Faulty, unused or disabled keys are still bursted but not processed to avoid modifying the sensitivity of active keys.

This is important for sensing channels that have an open or short circuit fault across  $C_S$ . Such channels would otherwise cause very long acquire bursts, and in consequence would slow the operation of the entire QST device.

To optimize touch response time and device power consumption, if some keys are not used, we recommend to try suppressing the ones which belong to the same burst. Bursts which do not have any keys implemented will then not be processed.

### 3.4 Detection threshold levels

The key capacitance change induced by the presence of a finger is sensed by the variation in the number of charge transfer pulses to load the capacitor. The difference in the pulse count number is compared to a threshold in order to detect the key as pressed or not.

Two different thresholds, one for detection and one for the end of detection, create an hysteresis in order to prevent erratic behavior.

The default threshold levels and hysteresis values are described in *Section 6.5: Capacitive* sensing characteristics on page 32.

# 3.5 Detection integrator filter

Detect Integrator (DI) filter mechanism works together with spread spectrum operation to dramatically reduce the effects of noise on key states. The DI mechanism requires a specified number of measurements that qualify as detections (and these must occur in a row) or the detection will not be reported.

In a similar manner, the end of a touch (loss of signal) also has to be confirmed over several measurements. This process acts as a type of "debounce" mechanism against noise.

The default DI value for confirming start of touch and end of touch is described in Section 6.5: Capacitive sensing characteristics on page 32.

### 3.6 Self-calibration

On power-up, all keys are self-calibrated to provide reliable operation under almost any conditions. The calibration phase is used to compute a reference value per key which is then used by the process determining if a key is touched or not. The reference is an average of 8 single acquisitions. As a result, the calibration time of the system can be simply calculated using the following formula:  $t_{CAL} = 8$  \* Burst\_Period. The methodology used to measure the burst period is described in application note AN2547. For a maximum calibration duration ( $t_{CAL}$ ), please refer to Section 6.5: Capacitive sensing characteristics on page 32.

### 3.7 Fast positive recalibration

The device autorecalibrates a key when its signal reflects a decrease in capacitance higher than a fixed threshold (PosRecalTh) for a defined number of acquisitions (PoseRecalI).

### 3.8 Forced key recalibration

A recalibration of the device may be issued at any time by sending to the QST device the appropriate I<sup>2</sup>C command or by tying the RESET pin to ground.

It is possible to recalibrate independently any individual key using an I<sup>2</sup>C command.

### 3.9 Max On-Duration

The device can time out and automatically recalibrate each key independently after a fixed duration of continuous touch detection. This prevents the keys from becoming 'stuck on' due to foreign objects or other sudden influences. This is known as the Max On-Duration feature.

After recalibration, the key will continue to operate normally, even if partially or fully obstructed. Max On-Duration works independently per channel: a timeout on one channel has no effect on another channel.

Infinite timeout is useful in applications where a prolonged detection can occur and where the output must reflect the detection no matter how long. In infinite timeout mode, the designer should take care to ensure that drift in  $C_S$ ,  $C_X$ , and  $V_{DD}$  do not cause the device to remain "stuck on" inadvertently even when the touching object is removed from the sense field. Timeout durations are not accurate and can vary substantially depending on  $V_{DD}$  and temperature values, and should not be relied upon for critical functions.

# 3.10 Drift compensation

Signal drift can occur because of changes in  $C_X$ ,  $C_S$ , and  $V_{DD}$  over time. Depending on the  $C_S$  type and quality, the signal may vary substantially with temperature and veiling. If keys are subject to extremes of temperature or humidity, the signal can also drift. It is crucial that drift be compensated, otherwise false detections, non detections, and sensitivity shifts will follow.

Drift compensation slowly corrects the reference level of each key while no detection is in effect. The rate of reference adjustment must be performed slowly or else legitimate detections can also be ignored. The device compensates drift on each channel independently using a maximum compensation rate to the reference level.

Once a touch is sensed, the drift compensation mechanism ceases since the signal is legitimately high, and therefore should not cause the reference level to change.

The signal drift compensation is "asymmetric": the reference level compensates drift in one direction faster than it does in the other. Specifically, it compensates faster for increasing signals than for decreasing signals. Decreasing signals should not be compensated for quickly, since an approaching finger could be compensated for partially or entirely while approaching the sense electrode. However, an obstruction over the sense pad, for which the sensor has already made full allowance, could suddenly be removed leaving the sensor with an artificially elevated reference level and thus become insensitive to touch. In this latter case, the sensor will compensate for the object's removal very quickly, usually in only a few seconds.

57

Caution:

When only one key is enabled or if keys are very close together, the common drift compensation must be disabled or its rate must be reduced to ensure correct device operation.

## 3.11 Adjacent key suppression (AKS™)

Adjacent key suppression (AKS™) is a Quantum-patented feature which prevents multiple keys from responding to a single touch. This can happen with closely spaced keys, or a scroll wheel that has buttons very near it.

The QST608 supports two AKS modes:

Locking AKS

Once a key is considered as "touched", all other keys are locked in an untouched state. To unlock these keys, the touched key must return to an untouched state. Then, the key having the lowest key ID number is declared as the "touched" one.

Unlocking AKS

On each acquisition, the signal strengths from each key are compared and the key with the highest signal level is declared as the "touched" one.

In I<sup>2</sup>C mode, up to 8 AKS groups can be specified.

Note:

All keys belonging to the same AKS group must have the same AKS mode.

If a rotor/slider belonging to an AKS group is touched, it locks others keys even if the AKS group mode is unlocking.

# 4 Device operating mode

The QST608 only supports one operating mode featuring an  $I^2C$  interface. This interface offers a large range of device configurations.

# 4.1 Main features

- 5 general-purpose outputs
- Configuration of up to 8 AKS groups
- Large range of low power modes
- Accessible internal capacitive sensing parameters
- Continuous range of Max On-Duration




Figure 3. Typical application schematic

Note: 1 If you decide to use a rotor with a center dome button, Key 5 must be used.

# 4.2 Reset and power-up

At power-up, the device configures itself according to the ADD[2:0] option resistors. The device start-up and configuration may take up to  $t_{Setup}$ .

When the power is established, it is possible to force a new device configuration by applying a negative pulse on the  $\overline{\text{RESET}}$  pin.

The RESET pin is a bidirectional pin with an internal pull-up. The line is forced low when the device resets itself (through an I<sup>2</sup>C command, for example).

A 10nF capacitor is recommended on the RESET pin to ensure reliable start-up and noise immunity.

### 4.3 Burst operation

The device operates in "Burst" mode. Each key touch is acquired using a burst of charge-transfer sensing pulses whose count varies depending on the value of the sense capacitor  $C_S$  and the load capacitance  $C_X$ . Key touches are acquired using several successive bursts of pulses:

- Burst A: Keys 1 to 4
- Burst B: Keys 5
- Burst C: R1, R2 and R3 (for rotor or slider)

Bursts always operate in an A-B-C sequence. If all keys belonging to a same burst are not implemented, the QST device will not perform the Burst in order to improve the response time and reduce the power consumption when in Low Power (LP) mode.

In Low Power mode, the device sleeps in an ultra-low current state between bursts to reduce power consumption.

Note: 1 If you decide to use a rotor with a center dome button, Key 5 must be used.

### 4.4 Low power mode

In order to reduce the device power consumption, the QST family include scalable low power modes.

Internal device frequency

The internal device frequency can be modified to better adapt to the device low power mode usage and I<sup>2</sup>C speed.

Only two speeds are available: maximum frequency and reduced frequency.

Standard low power mode

When the device is in standard low power mode, a window with very low power consumption is inserted between the acquisition of the last active key and the following acquisition of the first active key.

This window duration is programmable as the 'sleep duration time'.

Note that the sleep window insertion is cancelled in the following conditions:

- If a change is detected on a key, in order to speed up the DI process, the sleep window insertion is skipped until the end of the DI process.
- When a key change is actually detected and reported with a negative pulse on the <del>IRQ</del> pin. In this case, the low power mode is disabled until a command is received from the host.
- Inside an I<sup>2</sup>C command, between the Write and the Read I<sup>2</sup>C frames, the sleep period is skipped.
- Free run in detect

The behavior in this mode is the same as in the standard low power mode except that the sleep window insertion is always skipped if any of the active keys is detected as touched.

This is useful to improve the wheel response time.

Deep Sleep mode

In deep sleep mode, the device enters a very low power mode indefinitely. The device resumes its operations after receiving an  $I^2C$  frame with the device address or a reset.


Caution:

If an I<sup>2</sup>C frame is received while in sleep or deep sleep mode, the device wakes up but does not acknowledge the frame (even if it has an I<sup>2</sup>C frame with the device address). The host must therefore send again the frame until it is taken in account and acknowledged.

### 4.5 General-purpose outputs

Up to 5 general-purpose outputs can be controlled using the I<sup>2</sup>C interface. These general-purpose pins are configured in output push pull mode 0 by default. Their state can be changed using the SET\_GPIO\_STATE I<sup>2</sup>C command.

Figure 4. Optional LED schematic



# 4.6 IRQ pin

The IRQ pin is an open drain output with an internal pull-up. It can be used to inform the Master device about any change in the key status. The IRQ line is pulled low every time the state of any of the enabled keys changes. This includes any change in the touch state of the key, position change of the rotor/slider, a faulty key or new calibration of one or more keys. The reported changes may then be accessed by the Master device by using the GET KEY STATE command.

To improve communication response time, this signal suspends Low Power mode until the Master device has issued a communication with the QST device.

# 4.7 Communication packet

The communication between the Master device and the QST608 (Slave) consists of two standard I<sup>2</sup>C frames.

The first frame is sent by the Master device using the QST608 device address with the write bit set. The data bytes consist of the command byte which is eventually followed by the parameters and a checksum byte.

The second one is sent by the Master device using the QST608 device address with the write bit reset. The QST608 completes the frame with data according to the command previously sent by the Master device. The device finishes the frame by sending a checksum byte for communication integrity verification.

If the read frame is omitted, the command may not be taken into account and the low power mode (if active) is suspended.

To initiate the communicate with the QST608, the Master device must send the GET\_DEVICE\_INFO command in order to unlock access to all the other commands.

577

# 4.8 I<sup>2</sup>C address selection

The QST608 offers several different 7-bit  $I^2C$  addresses. The selected  $I^2C$  address is configured by tying high or low the pins ADD[2:0] (see *Table 3*).

Table 3. I<sup>2</sup>C address versus option resistor

| I <sup>2</sup> C Address |      |      |      |           |  |  |  |
|--------------------------|------|------|------|-----------|--|--|--|
| ADD[6:3]                 | ADD2 | ADD1 | ADD0 | Hex value |  |  |  |
|                          | 0    | 0    | 0    | 0x30      |  |  |  |
|                          | 0    | 0    | 1    | 0x31      |  |  |  |
|                          | 0    | 1    | 0    | 0x32      |  |  |  |
| 0110                     | 0    | 1    | 1    | 0x33      |  |  |  |
| 0110                     | 1    | 0    | 0    | 0x34      |  |  |  |
|                          | 1    | 0    | 1    | 0x35      |  |  |  |
|                          | 1    | 1    | 0    | 0x36      |  |  |  |
|                          | 1    | 1    | 1    | 0x37      |  |  |  |

# 4.9 Supported commands

Table 4 lists the supported I<sup>2</sup>C commands and available arguments.

Note:

For more information on the supported commands and I<sup>2</sup>C protocol, please refer to the QST standard communication protocol reference manual.

Table 4. Supported commands

|                 | I <sup>2</sup> C commands Description   |   |  |  |  |  |
|-----------------|---|---|--|--|--|--|
| CALIBRA         | TE_KEY (All keys)   |   |  |  |  |  |
| Write           | 0x98  | Forces the recalibration of all keys.   |  |  |  |  |
| Read            | ErrCode   | ErrCode: Standard Error code (see Table 5)  |  |  |  |  |
| CALIBRA         | TE_KEY (Single key)   |   |  |  |  |  |
| Write           | 0x9B KeyID Checksum   | Forces the recalibration of a single key.   |  |  |  |  |
| Read            | ErrCode   | Keyld: Binary-coded key number (see Table 8) ErrCode: Standard Error code (see Table 5)   |  |  |  |  |
| GET_DEE         | BUG_INFO  |   |  |  |  |  |
| Write           | 0xF7 KeyID Checksum   | Returns the debug info of the single KeylD channel.  Keyld: Binary-coded key number (see Table 8)   |  |  |  |  |
| Read<br>(SCKey) | 0x0B KeyDbgState<br>RefMSB RefLSB<br>BCMSB BCLSB<br>Checksum  | Answer for single-channel key.  KeyDbgState: Current Key Debug state (see Table 13)  RefMSB: Reference Count MSB  RefLSB: Reference Count LSB  BCMSB: Burst Count MSB  BCLSB: Burst Count LSB   |  |  |  |  |
| Read<br>(MCKey) | 0x1C KeyDbgState<br>KeyPos RefAMSB<br>RefALSB BCAMSB<br>BCALSB RefBMSB<br>RefBLSB BCBMSB<br>BCBLSB RefCMSB<br>RefCLSB BCCMSB<br>BCCLSB Checksum | Answer for multi-channel key.  KeyDbgState: Current Key Debug state (see Table 13)  KeyPos: Current key position (8-bit resolution)  RefnMSB: Reference n Count MSB  RefnLSB: Reference n Count LSB  BCnMSB: Burst Count n MSB  BCnLSB: Burst Count n LSB |  |  |  |  |
| GET_DEV         | /ICE_INFO   |   |  |  |  |  |
| Write           | 0x85  | Returns the QST608 device version and ASCII-coded device name. This command must be sent first to enable the  |  |  |  |  |
| Read            | 0x15 MainVers SubVers<br>NbSCkey NbMCkey<br>'Q' 'S' 'T' '6' '0' '8'<br>Checksum   | communication flow.  MainVers: Device main version  SubVer: Device sub-version  NbSCkey: 0x05 single-channel keys  NbMCkey: 0x01 multi-channel key  Q S T 6 0 8: ASCII-coded device name  |  |  |  |  |
| GET_KEY         | _ERROR  |   |  |  |  |  |
| Write           | 0xC4  |   |  |  |  |  |
| Read            | 0x11 KeyError1<br>KeyError2 KeyError8<br>CheckSum   | Returns the error information on each key.  *KeyErrorN: KeyError byte description (see *Table 6*)   |  |  |  |  |

47/

18/44

Table 4. Supported commands (continued)

|         | I <sup>2</sup> C commands                                   | Description   |  |  |  |
|---------|---|---|--|--|--|
| GET_KE  | Y_STATE   |   |  |  |  |
| Write   | 0xC1  | Returns the state of all keys.  |  |  |  |
| Read    | 0x07 AllKeyState<br>RotPos KeyError<br>Checksum             | AllKeyState: Touched/untouched state for all 5 keys and rotor/slider. Refer to Table 7: AllKeyState.  RotPos: Rotor/slider absolute position  KeyError: Refer to Table 6: KeyError byte description |  |  |  |
| GET_PR  | OTOCOL_VERSION  |   |  |  |  |
| Write   | 0x80  | Returns the QST608 protocol version.  |  |  |  |
| Read    | 0x07 MainVers SubVer<br>I2CSpeed Checksum                   | MainVers: Protocol main version SubVer: Protocol sub-version I2CSpeed: 0x00 (100 kHz maximum)   |  |  |  |
| RESET_I | DEVICE  |   |  |  |  |
| Write   | 0xFD  | Restarts the device (options Read and Calibration) after  |  |  |  |
| Read    | ErrCode   | reading the ErrCode (see <i>Table 5</i> ).  |  |  |  |
| SET_DE  | TECT_INTEGRATORS  |   |  |  |  |
| Write   | 0x03 0x04 0x00 DI EDI<br>PosRecall CheckSum                 | Sets the detection, End Of Detection and Positive Recalibration Integrators for all keys.   |  |  |  |
| Read    | ErrCode   | DI: Detection Integrator 1) 3)  EDI: End of Detection Integrator 1) 3)  PosRecalI: Positive Recalibration Integrator 1) 3)  ErrCode: Standard Error code (see Table 5)                              |  |  |  |
| SET_DRI | FT_COMPENSATION   |   |  |  |  |
| Write   | 0x04 0x05 0x00 PosDriftl NegDriftl ComFact DifFact Checksum | Sets the positive and negative common and differential drift rate for all keys.  PosDriftl: Positive drift integrator  NegDriftl: Negative drift integrator   |  |  |  |
| Read    | ErrCode   | ComFact: Common time step factor DifFact: Differential time step factor ErrCode: Standard Error code (see Table 5)  |  |  |  |
| SET_GPI | O_STATE   |   |  |  |  |
| Write   | 0x08 0x01 GPOState<br>Checksum                              | Controls the state of the general-purpose outputs.  GPOState: State of general-purpose outputs (see Table 10)   |  |  |  |
| Read    | ErrCode   | ErrCode: Standard Error code (see Table 5)  |  |  |  |
| SET_KE  | Y_ACTIVATION (See Note                                      | 4)  |  |  |  |
| Write   | 0x97 KeyActivation<br>Checksum                              | Enables or disables a single key.  KeyActivation: Byte containing the key number selection and  |  |  |  |
| Read    | ErrCode   | requested state (see <i>Table 8</i> ).  ErrCode: Standard Error code (see <i>Table 5</i> )  |  |  |  |

Table 4. Supported commands (continued)

|   | I <sup>2</sup> C commands  | Description   |
|---|--|---|
| SET_KE  | EY_GROUP   |   |
| 0x00 0x09 AKSGrpMode Key1Grp Key2Grp Key3Grp Key4Grp Key5Grp Key6Grp Key7Grp Key8Grp CheckSum |  | Defines the AKS groups for each key.  AKSGrpMode: AKS mode selection of each group (see Table 11)  KeynGrp: AKS group selection for key n (see Table 12)  ErrCode: Standard Error code (see Table 5)  |
| Read  | ErrCode  | , ,   |
| SET_LC  | DW_POWER_MODE  |   |
| Write   | 0x92 LowPowerMode<br>Checksum  | Selects standard or Low Power mode.  LowPowerMode: Configure Low Power mode (see Table 9)   |
| Read  | ErrCode  | ErrCode: Standard Error code (see Table 5)  |
| SET_M   | AX_ON_DURATION   |   |
| Write   | 0x8A MaxOnDuration<br>Checksum   | Sets the maximum detected ON time before triggering an automatic recalibration.   |
| Read  | ErrCode  | MaxOnDuration: Time, in second (0 for infinite) ErrCode: Standard Error code (see Table 5)  |
| SET_M   | CKEY_PARAMETERS  |   |
| Write   | 0x02 0x07 0x00 DeTh<br>EofDeTh PosRecalTh<br>Resolution DirChl<br>DirChTh Checksum | Sets the Detection, End Of Detection and Positive Recalibration Thresholds for all keys.  DeTh: Detection Threshold 1) 2)  EofDeTh: End of Detection Threshold 1) 2)  |
| Read  | ErrCode  | PosRecalTh: Positive Recalibration Threshold <sup>1) 2)</sup> Resolution: Rotor/slider resolution of the reported position (1 to 7 for 1-bit to 7-bit) DirChl: Direction Change Integrator <sup>1) 3)</sup> DirChTh: Direction Change Threshold <sup>1) 3)</sup> ErrCode: Standard Error code (see Table 5) |
| SET_SC  | CKEY_PARAMETERS  |   |
| Write   | 0x01 0x04 0x00 DeTh<br>EofDeTh PosRecalTh<br>Checksum                              | Sets the Detection, End Of Detection and Positive Recalibration Thresholds for all keys.  DeTh: Detection Threshold 1) 2)   |
| Read  | ErrCode  | EofDeTh: End of Detection Threshold <sup>1) 2)</sup> PosRecalTh: Positive Recalibration Threshold <sup>1) 2)</sup> ErrCode: Standard Error code (see <i>Table 5</i> )   |

Note: 1 See Section 6.5: Capacitive sensing characteristics on page 32 for default values.

- 2 The value is a signed character (0x80...0x7F <=> -128 ... +128).
- 3 The value is an unsigned number (0x00..0xFF <=> 0 ... 255).
- 4 Enabling or disabling keys triggers a new calibration of all enabled keys.

#### **Error codes**

Table 5 lists the I<sup>2</sup>C error codes.

Table 5. ErrCode

| ErrCode | Description   |
|---------|---|
| 0x01    | No Error  |
| 0x83    | Command not supported   |
| 0x85    | Parameter not supported   |
| 0xA1    | Parity Error  |
| 0xA3    | Checksum Error  |
| 0xE0    | Initialization process (GET_FIRMWARE_INFO command not received) |

### **KeyError byte description**

Table 6. KeyError byte description

| Bit 7     | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2           | Bit 1 | Bit 0 |
|-----------|-------|-------|-------|-------|-----------------|-------|-------|
| Key State | 0     | 0     | 0     | 0     | Key error codes |       | es    |

#### Key state (Bit 7)

When set to '1', the corresponding key is touched. This bit is always cleared for the GET\_KEY\_STATE command.

#### Key error codes (Bits 2:0)

When answering the GET\_KEY\_STATE command, the key error code corresponds to the error codes of all the keys ORed toghether. When answering the GET\_KEY\_ERROR command, each key error code describes the errors of one defined key.

Bit 0: When set to '1', calibration in progress

Bit 1: When set to '1', maximum count reached

Bit 2: When set to '1', minimum count not reached

#### All key state description

Table 7. AllKeyState

| Bit 7 | Bit 6 | Bit 5            | Bit 4       | Bit 3       | Bit 2       | Bit 1       | Bit 0       |
|-------|-------|------------------|-------------|-------------|-------------|-------------|-------------|
| 0     | 0     | Rotor 1<br>State | Key 5 State | Key 4 State | Key 3 State | Key 2 State | Key 1 State |

#### Key n state

When set to '1', the corresponding key or rotor is touched.

#### Key activation description

Table 8. KeyActivation

| Bit 7             | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2       | Bit 1      | Bit 0 |
|-------------------|-------|-------|-------|-------|-------------|------------|-------|
| Key<br>Activation | 0     | 0     | 0     |       | Key ID (bin | ary coded) |       |

#### Key activation (Bit 7)

0: Key disabled 1: Key enabled

# Key identifier (Bits 3:0)

0000: All keys 0100: Key 4 0001: Key 1 0101: Key 5

0010: Key 2 0111: Rotor/Slider 1

0011: Key 3

#### Low power mode description

#### Table 9. SetLowPower

| Bit 7 | Bit 6                 | Bit 5 | Bit 4 | Bit 3      | Bit 2       | Bit 1 | Bit 0 |
|-------|-----------------------|-------|-------|------------|-------------|-------|-------|
| Freq  | Free Run<br>in Detect |       |       | Sleep Dura | tion Factor |       |       |

#### **Device Frequency** (Bit 7)

- 0: Reduced internal frequency (default)
- 1: Maximum internal frequency

#### Free Run in Detect (Bit 6)

0: Low Power mode is always enabled, whatever the state of the keys.

1: Low Power mode is automatically suspended when any key is in Detect state.

Low Power mode is automatically resumed when no key is in Detect state.

#### Sleep Duration Factor (Bits 5 to 0)

0x00 or 0x20 to 0x3E: Low power mode is disabled.

0x01 to 0x19: Low Power mode. The sleep duration is 'Sleep Duration Factor' x 20 milliseconds (20 ms to 500 ms)

0x3F: Deep Sleep mode is entered immediately. Only a reset or an I<sup>2</sup>C frame with the correct device address allows exiting Deep Sleep mode.

Note: 1 When the device is in Sleep or Deep Sleep, any I<sup>2</sup>C bus activity will wake-up the device.

2 The I<sup>2</sup>C QST device address is not acknowledged but forces the QST device to exit from Low Power mode. The Master device will have to repeat the command to ensure that it is taken in account.

#### **GPO** state description

Table 10. GPOState

| Bit 7 | Bit 6 | Bit 5 | Bit 4          | Bit 3          | Bit 2          | Bit 1          | Bit 0          |
|-------|-------|-------|----------------|----------------|----------------|----------------|----------------|
| 0     | 0     | 0     | GPO 5<br>state | GPO 4<br>state | GPO 3<br>state | GPO 2<br>state | GPO 1<br>state |

#### **GPOState**

Defines the state of the selected general-purpose output pin. For more information, see *Section 4.5: General-purpose outputs on page 15*.

0: GPO state is '0'

1: GPO state is '1'

### AKS group mode description

Table 11. AKSGrpnMode

| Bit 7   | Bit 6   | Bit 5   | Bit 4   | Bit 3   | Bit 2   | Bit 1   | Bit 0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| AKSGrp8 | AKSGrp7 | AKSGrp6 | AKSGrp5 | AKSGrp4 | AKSGrp3 | AKSGrp2 | AKSGrp1 |
| Mode    |

#### **AKSGrpnMode**

Defines the type of AKS for the Group n:

0: Locking AKS

First key pressed within the group locks out all other keys.

1: Unlocking AKS

Most heavily pressed key (highest signal level) is selected over all other keys in the group.

#### AKS group selection description

Table 12. KeynGrp

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| Grp8  | Grp7  | Grp6  | Grp5  | Grp4  | Grp3  | Grp2  | Grp1  |

#### **Grpx**

The selected key is a member of AKS Group x.

# Key debug state description

Table 13. KeyDbgState

| Value | Description                                  |
|-------|--|
| 0x01  | On-going calibration                         |
| 0x02  | Key released                                 |
| 0x04  | Key touched                                  |
| 0x08  | Key in error                                 |
| 0x11  | Key calibration filter triggered (PosRecall) |
| 0x14  | Key detection filter triggered (DI)          |
| 0x24  | Key end of detection filter triggered (EDI)  |

Design guidelines QST608

# 5 Design guidelines

### 5.1 C<sub>S</sub> sense capacitor

The  $C_S$  sense capacitors accumulate the charge from the key electrodes and determine sensitivity. Higher values of  $C_S$  make the corresponding sensing channel more sensitive. The values of  $C_S$  can differ for each channel, permitting differences in sensitivity from key to key or to balance unequal sensitivities. Unequal sensitivities can occur due to key size and placement differences and stray wiring capacitances. More stray capacitance on a sense trace will desensitize the corresponding key. Increasing the  $C_S$  for that key will compensate for the loss of sensitivity.

The  $C_S$  capacitors can be virtually any plastic film or low- to medium-K ceramic capacitor. The normal  $C_S$  range is 1nF to 50nF depending on the sensitivity required: larger values of  $C_S$  require better quality to ensure reliable sensing. In certain circumstances the normal  $C_S$  range may be exceeded. Acceptable capacitor types for most uses include PPS film, polypropylene film, and NP0 and X5R / X7R ceramics. Lower grades than X5R or X7R are not recommended.

# 5.2 Sensitivity tuning

Sensitivity can be altered to suit various applications and situations on a channel-by-channel basis. The easiest and most direct way to impact sensitivity is to alter the value of each  $C_S$ : more  $C_S$  yields higher sensitivity. Each channel has its own  $C_S$  value and can therefore be independently adjusted.

### 5.2.1 Increasing sensitivity

Sensitivity can also be increased by using larger electrode areas, reducing panel thickness, or using a panel material with a higher dielectric constant.

#### 5.2.2 Decreasing sensitivity

In some cases the circuit may be too sensitive. Gain can be lowered further by a number of strategies:

- making the electrode smaller
- making the electrode into a sparse mesh using a high space-to-conductor ratio
- decreasing the C<sub>S</sub> capacitors

### 5.2.3 Key balance

A number of factors can cause sensitivity imbalances. Notably, SNS wiring to electrodes can have differing stray amounts of capacitance to ground. Increasing load capacitance will cause a decrease in gain. Key size differences, and proximity to other metal surfaces can also impact gain.

The keys may thus require "balancing" to achieve similar sensitivity levels. This can be best accomplished by trimming the values of the  $C_S$  capacitors to achieve equilibrium. The  $R_S$  resistors have no effect on sensitivity and should not be altered. Load capacitances to ground can also be added to overly sensitive channels to reduce their gain.

These should be in the order of a few picofarads.

QST608 Design guidelines

### 5.3 Power supply

If the power supply fluctuates slowly with temperature, the QST device compensates automatically for these changes with only minor changes in sensitivity. However, if the supply voltage drifts or shifts quickly, the drift compensation mechanism is not able to keep up, causing sensitivity anomalies or false detections.

The power supply should be locally regulated, using a three-terminal regulator. If the supply is shared with another electronic system, care should be taken to ensure that the supply is free of digital spikes, sags and surges which can cause adverse effects. It is not recommended to include a series inductor in the power supply to the QST device.

For proper operation, a 0.1  $\mu$ F or greater bypass capacitor must be used between  $V_{DD}$  and  $V_{SS}$ . The bypass capacitor should be routed with very short tracks to the device's  $V_{DD}$  and  $V_{SS}$  pins.

The PCB should, if possible, include a copper pour under and around the device, but not extensively under the SNS lines.

### 5.4 ESD protection

In normal environmental conditions, only one series resistor is required for ESD suppression. A 10 kOhm  $\rm R_S$  resistor in series with the sense trace is sufficient in most cases. The dielectric panel (glass or plastic) usually provides a high degree of isolation to prevent ESD discharge from reaching the circuit.  $\rm R_S$  should be placed close to the chip. If the  $\rm C_X$  load is high,  $\rm R_S$  can prevent total charge and transfer and as a result gain can deteriorate. If a reduction in  $\rm R_S$  increases gain noticeably, the lower value should be used. Conversely, increasing the  $\rm R_S$  can result in added ESD and EMC benefits, provided that the increase does not decrease sensitivity.

# 5.5 Crosstalk precautions

Adjacent sense traces might require intervening ground traces in order to reduce capacitive cross bleed if high sensitivity is required or high values of delta- $C_X$  are anticipated (for example, from direct human touch to an electrode connection). In normal touch applications behind plastic panels, this is rarely a problem regardless of how the electrodes are wired.

Higher values of  $R_S$  will make crosstalk problems worse; try to keep  $R_S$  to 22 kOhm or less if possible. In general try to keep the QST device close to the electrodes and reduce the adjacency of the sense wiring to ground planes and other signal traces; this will reduce the  $C_x$  load, reduce interference effects, and increase signal gain. The one and only valid reason to run ground near SNS traces is to provide crosstalk isolation between traces, and then only on an as-needed basis.

# 5.6 PCB layout and construction

The PCB traces, wiring, and any components associated with or in contact with either SNS pin will become touch sensitive and should be treated with caution to limit the touch area to the desired location.

Multiple touch electrodes connected to any sensing channel can be used, for example, to create control surfaces on both sides of an object.

5/

Design guidelines QST608


It is important to limit the amount of stray capacitance on the SNS terminals, for example by minimizing trace lengths and widths to allow for higher gain without requiring higher values of  $C_S$ . Under heavy delta- $C_X$  loading of one key, cross coupling to another key's trace can cause the other key to trigger. Therefore, electrode traces from adjacent keys should not be run close to each other over long runs in order to minimize cross-coupling if large values of delta- $C_X$  are expected, for example when an electrode is directly touched. This is not a problem when the electrodes are working through a plastic panel with normal touch sensitivity.

For additional information on PCB layout and construction, please contact your local ST Sales Office for a list of available application notes.

# 5.7 Slider and rotor layout

The QST608 can connect to either a rotor or a linear slider element (*Figure 5*). The basis of these designs is found in US Patent 4,264,903 (expired).


Figure 5. Slider and rotor construction



1. Tips of triangles should be spaced ≤ 4mm apart.

The first and last positions of the linear slider have larger touch areas.

Figure 6. Slider layout details



QST608 Design guidelines




Figure 7. Rotor layout details

As with touch button electrodes, rotors and sliders can be constructed as etched areas on a PCB or flex circuit, or from clear conductors such as Indium Tin Oxide (ITO) or screen-printed Orgacon™ (Agfa) to allow backlighting effects, or for use over an LCD display.

57

Electrical characteristics QST608

# 6 Electrical characteristics

#### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V<sub>SS</sub>.

#### 6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$ °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$ ).

#### 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25$  °C,  $V_{DD} = 5$  V (for the 4.5V  $\leq$   $V_{DD} \leq 5.5$  V voltage range) and  $V_{DD} = 3.3$  V (for the 3.0 V  $\leq$   $V_{DD} \leq 3.6$  V voltage range). They are given only as design guidelines and are not tested.


#### 6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 8*.


Figure 8. Pin loading conditions



#### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 9.

Figure 9. Pin input voltage



# 6.2 Absolute maximum ratings

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 14. Thermal characteristics

| Symbol           | Ratings                      | Value       | Unit |
|------------------|------------------------------|-------------|------|
| T <sub>STG</sub> | Storage temperature range    | -65 to +150 | °C   |
| TJ               | Maximum junction temperature |             |      |

Table 15. Voltage characteristics

| Symbol                | Ratings   | Maximum value                  | Unit |
|-----------------------|---|--------------------------------|------|
| $V_{DD} - V_{SS}$     | Supply voltage  | 7.0                            |      |
| V <sub>IN</sub>       | Input voltage on any pin (1)(2)                       | $V_{SS}$ =0.3 to $V_{DD}$ +0.3 | V    |
| V <sub>ESD(HBM)</sub> | Electrostatic discharge voltage (Human Body Model)    | 4000                           | V    |
| V <sub>ESD(CDM)</sub> | Electrostatic discharge voltage (Charge Device Model) | 500                            |      |

<sup>1.</sup> Directly connecting the  $\overline{\text{RESET}}$  and I/O pins to  $V_{DD}$  or  $V_{SS}$  could damage the device if an unintentional internal reset is generated or an unexpected change of the I/O configuration occurs (for example, due to a corrupted program counter). To guarantee safe operation, this connection has to be done through a pull-up or pull-down resistor (typical:  $4.7 \text{k}\Omega$  for  $\overline{\text{RESET}}$ ,  $10 \text{k}\Omega$  for I/Os).

<sup>2.</sup> I<sub>INJ(PIN)</sub> must never be exceeded. This is implicitly insured if V<sub>IN</sub> maximum is respected. If V<sub>IN</sub> maximum cannot be respected, the injection current must be limited externally to the I<sub>INJ(PIN)</sub> value. A positive injection is induced by V<sub>IN</sub><V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. For true open-drain pads, there is no positive injection current, and the corresponding V<sub>IN</sub> maximum must always be respected.

Electrical characteristics QST608

Table 16. Current characteristics

| Symbol                               | Ratings   | Maximum value | Unit |
|--------------------------------------|---|---------------|------|
| I <sub>VDD</sub>                     | Total current into V <sub>DD</sub> power lines (source) <sup>(1)</sup>  | 75            |      |
| I <sub>VSS</sub>                     | Total current out of V <sub>SS</sub> ground lines (sink) <sup>(1)</sup> | 150           |      |
|                                      | Output current sunk by RESET pin  | 20            |      |
| I <sub>IO</sub>                      | Output current sunk by output pin                                       | 40            | mA   |
|                                      | Output current source by output pin                                     | <b>- 25</b>   | IIIA |
| I <sub>INJ(PIN)</sub> <sup>(2)</sup> | Injected current on RESET pin   | ± 5           |      |
| (3)                                  | Injected current on output pin  | ± 5           |      |
| $\Sigma I_{\text{INJ(PIN)}}^{(2)}$   | Total injected current (sum of all I/O and control pins)                | ± 20          |      |

- 1. All power  $(V_{DD})$  and ground  $(V_{SS})$  lines must always be connected to the external supply.
- 2.  $I_{INJ(PIN)}$  must never be exceeded. This is implicitly ensured if  $V_{IN}$  maximum is respected. If  $V_{IN}$  maximum cannot be respected, the injection current must be limited externally to the  $I_{INJ(PIN)}$  value. A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ . For true open-drain pads, there is no positive injection current, and the corresponding  $V_{IN}$  maximum must always be respected.
- When several inputs are submitted to a current injection, the maximum Σl<sub>INJ(PIN)</sub> is the absolute sum of the
  positive and negative injected currents (instantaneous values). These results are based on
  characterisation with Σl<sub>INJ(PIN)</sub> maximum current injection on four I/O port pins of the device.

# 6.3 Operating conditions

Table 17. Operating conditions

| Symbol          | Feature                  | Value        | Unit |
|-----------------|--------------------------|--------------|------|
| V <sub>DD</sub> | Operating supply voltage | 2.4 to 5.5   | V    |
| T <sub>A</sub>  | Operating temperature    | -40° to +85° | С    |


# 6.4 Supply current characteristics

Table 18. Supply current characteristics <sup>(1)</sup>

| Symbol               | Parameter                                | Conditions              | Reduced freq.<br>mode (Typ.) | Max. frequency mode (Typ.) | Unit |  |
|----------------------|--|-------------------------|------------------------------|----------------------------|------|--|
|                      |  | V <sub>DD</sub> = 2.4 V | 1.82                         |                            |      |  |
| I <sub>DD</sub> (FR) | Average suppy current<br>Free Run mode   | V <sub>DD</sub> = 3.3 V | 2.34                         | 3.85                       | mA   |  |
|                      |  | V <sub>DD</sub> = 5 V   | 3.60                         | 6.11                       |      |  |
| I <sub>DD</sub>      |  | V <sub>DD</sub> = 2.4 V | 499                          |                            |      |  |
| (Sleep               | Average suppy current 100ms Sleep mode   | V <sub>DD</sub> = 3.3 V | 695                          | 645                        | μΑ   |  |
| 100ms)               |  | V <sub>DD</sub> = 5 V   | 1189                         | 1189                       |      |  |
| I <sub>DD</sub>      |  | V <sub>DD</sub> = 2.4 V | 130                          |                            |      |  |
| (Sleep               | Average suppy current 500ms Sleep mode   | V <sub>DD</sub> = 3.3 V | 185                          | 152                        | μΑ   |  |
| 500ms)               | ooms sieep mae                           | V <sub>DD</sub> = 5 V   | 328                          | 287                        |      |  |
| I <sub>DD</sub> Halt | Average suppy current<br>Deep sleep mode |                         |                              | 1                          | μA   |  |

<sup>1.</sup> The results performed at T =  $25^{\circ}$ C and based on  $C_S = 4.7$ nF for single-channel keys and  $C_S = 47$ nF for multi-channel keys.

Figure 10. IDD Sleep mode current characteristics



47/

Electrical characteristics QST608

# 6.5 Capacitive sensing characteristics

Table 19. External sensing components

| Symbol         | Parameter                      | Min. | Тур. | Max. | Unit |
|----------------|--------------------------------|------|------|------|------|
| C <sub>S</sub> | Sense capacitor                |      |      | 100  | nF   |
| C <sub>X</sub> | Equivalent electrode capacitor |      |      | 100  | pF   |
| C <sub>T</sub> | Equivalent touch capacitor     |      | 5    |      | pF   |
| R <sub>S</sub> | Serial resistance              |      | 10   | 22   | kOhm |

Table 20. Capacitive sensing parameters

| Symbol                      | Parameter                                     | Min. | Default  | Max. | Unit      |
|-----------------------------|---|------|----------|------|-----------|
| t <sub>CAL</sub>            | Calibration duration                          |      |          | TBD  | ms        |
| t <sub>Setup</sub>          | Setup duration                                |      | 100      |      | ms        |
| Res <sub>MCKey</sub>        | Resolution (MCKey)                            | 1    | 7        | 8    | bits      |
| DI                          | Detection integrator                          | 0    | 2        | 255  | Counts    |
| DeTh <sub>SCKey</sub>       | Default detection threshold (SCKey)           | -128 | -10      | -1   | Counts    |
| DeTh <sub>MCKey</sub>       | Detection threshold (MCKey)                   | -128 | -30      | -1   | Counts    |
| EDI                         | End of detection integrator                   | 0    | 2        | 255  | Counts    |
| EofDeTh <sub>SCKey</sub>    | End of detection threshold (SCKey)            | -128 | -8       | -1   | Counts    |
| EofDeTh <sub>MCKey</sub>    | End of detection threshold (MCKey)            | -128 | -20      | -1   | Counts    |
| PosRecall                   | Positive recalibration integrator             | 0    | 5        | 255  | Counts    |
| PosRecalTh <sub>SCKey</sub> | Positive recalibration threshold (SCKey)      | 1    | 6        | 128  | Counts    |
| PosRecalTh <sub>MCKey</sub> | Positive recalibration threshold (MCKey)      | 1    | 30       | 128  | Counts    |
| DirChI                      | Wheel/Slider Direction Change Integrator      | 0    | 3        | 255  | positions |
| DirChTh                     | Wheel/Slider Direction Change Threshold       | 0    | 4        | 255  | positions |
| MaxOnDuration               | Max on-duration delay                         | 1    | Infinite | 255  | s         |
| PosDiffDrift                | Positive differential drift compensation rate | 0.1  | 1        | 25.5 | s/level   |
| NegDiffDrift                | Negative differential drift compensation rate | 0.1  | 1        | 25.5 | s/level   |
| PosComDrift                 | Positive common drift compensation rate       | 0.1  | 0.2      | 25.5 | s/level   |
| NegComDrift                 | Negative common drift compensation rate       | 0.1  | 0.2      | 25.5 | s/level   |
| PosDriftI                   | Positive drift integrator                     | 0    | 10       | 255  |           |
| NegDriftI                   | Negative drift integrator                     | 0    | 10       | 255  |           |
| ComFact                     | Common time step factor                       | 0    | 10       | 255  |           |
| DiffFact                    | Differential time step factor                 | 0    | 2        | 255  |           |
| Burst <sub>SCKey</sub>      | Burst length (SCKey)                          | 20   |          | 2000 | Counts    |
| Burst <sub>MCKey</sub>      | Burst length (MCKey)                          | 50   |          | 5000 | Counts    |

# 6.6 **GPOn pin characteristics**

#### 6.6.1 General characteristics

Subject to general operating conditions for  $V_{DD}$  and  $T_A$  unless otherwise specified.

Table 21. General characteristics

| Symbol                | Parameter   | Conditions                                       | Min.                 | Тур. | Max.                  | Unit |
|-----------------------|---|--|----------------------|------|-----------------------|------|
| V <sub>IL</sub>       | Input low level voltage (1)                       |  | V <sub>SS</sub> -0.3 |      | 0.3x V <sub>DD</sub>  |      |
| V <sub>IH</sub>       | Input high level voltage <sup>(1)</sup>           |  | 0.7x V <sub>DD</sub> |      | V <sub>DD</sub> + 0.3 | V    |
| V <sub>Hys</sub>      | Schmitt trigger voltage hysteresis <sup>(2)</sup> |  |                      | 400  |                       | mV   |
| ΙL                    | Input leakage current                             | $V_{SS} \le V_{IN} \le V_{DD}$                   |                      |      | ±1                    | μΑ   |
| C <sub>IO</sub>       | I/O pin capacitance                               |  |                      | 5    |                       | pF   |
| t <sub>f(IO)out</sub> | Output high to low level fall time <sup>(2)</sup> | C <sub>L</sub> = 50 pF<br>Between 10%<br>and 90% |                      | 25   |                       | ns   |
| t <sub>r(IO)out</sub> | Output low to high level rise time (2)            |  |                      | 25   |                       |      |

<sup>1.</sup> Not tested in production, guaranteed by characterization.

#### 6.6.2 Output pin characteristics

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified.

Table 22. Output pin current

| Symbol                            | Parameter  | Conditions        |                            | Min.                 | Max. | Unit |
|-----------------------------------|--|-------------------|----------------------------|----------------------|------|------|
| V <sub>OL</sub> <sup>(1)</sup>    | Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time (see            | 5V                | I <sub>IO</sub> =<br>+20mA |                      | 1.3  |      |
|                                   | Figure 16)   | = 2               | $I_{IO} = +8mA$            |                      | 0.75 |      |
| (2)                               | Output high level voltage for an I/O pin when  | V <sub>DD</sub>   | $I_{IO} = -5mA$            | V <sub>DD</sub> -1.5 |      |      |
| V <sub>OH</sub> <sup>(2)</sup>    | 4 pins are sourced at same time (see Figure 21)  |                   | I <sub>IO</sub> = -2mA     | V <sub>DD</sub> -0.8 |      |      |
| V <sub>OL</sub> <sup>(1)(3)</sup> | Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time                 | 3.3V              | I <sub>IO</sub> = +8mA     |                      | 0.5  | V    |
| V <sub>OH</sub> <sup>(2)(3)</sup> | Output high level voltage for an I/O pin when 4 pins are sourced at same time ( <i>Figure 19</i> ) | V <sub>DD</sub> = | I <sub>IO</sub> = -2mA     | V <sub>DD</sub> -0.8 |      |      |
| V <sub>OL</sub> <sup>(1)(3)</sup> | Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time                 | : 2.4V            | I <sub>IO</sub> = +8mA     |                      | 0.6  |      |
| V <sub>OH</sub> <sup>(2)(3)</sup> | Output high level voltage for an I/O pin when 4 pins are sourced at same time                      | V <sub>DD</sub> = | I <sub>IO</sub> = -2mA     | V <sub>DD</sub> -0.9 |      |      |

<sup>1.</sup> The  $I_{|O}$  current sunk must always respect the absolute maximum rating specified in *Table 16* and the sum of  $I_{|O|}$  (I/O ports and control pins) must not exceed  $I_{VSS}$ .

577

<sup>2.</sup> Data based on validation/design results.

<sup>2.</sup> The  $I_{IO}$  current sourced <u>must always</u> respect the absolute maximum rating specified in *Table 16* and the sum of  $I_{IO}$  (output and RESET pins) must not exceed  $I_{VDD}$ .

<sup>3.</sup> Not tested in production, based on characterization results.

Electrical characteristics QST608

Figure 11. Typical  $V_{OL}$  at  $V_{DD} = 2.4 \text{ V}$ 




Figure 12. Typical  $V_{OL}$  vs  $V_{DD}$  at  $I_{load} = 2 \text{ mA}$ 




Figure 13. Typical  $V_{OL}$  at  $V_{DD} = 3 \text{ V}$ 




Figure 14. Typical  $V_{OL}$  vs  $V_{DD}$  at  $I_{load}$  = 8 mA




Figure 15. Typical  $V_{OL}$  at  $V_{DD} = 5 \text{ V}$ 




Figure 16. Typical  $V_{OL}$  vs  $V_{DD}$  at  $I_{load}$  = 12 mA





Figure 17. Typical  $V_{DD}$ - $V_{OH}$  vs.  $I_{load}$  at  $V_{DD}$  = 2.4 V Figure 18. Typical  $V_{DD}$ - $V_{OH}$  vs.  $V_{DD}$  at  $I_{load}$  = 2 mA








Figure 19. Typical  $V_{DD}$ - $V_{OH}$  vs.  $I_{load}$  at  $V_{DD}$  = 3 V F









Figure 21. Typical V<sub>DD</sub>-V<sub>OH</sub> vs. I<sub>load</sub> at V<sub>DD</sub> = 5 V



35/44

Electrical characteristics QST608

# 6.7 RESET pin

 $T_A = -40$ °C to 125°C, unless otherwise specified.

Table 23. RESET pin characteristics

| Symbol                  | Parameter   | Conditions             |                        | Min.                  | Тур.              | Max.                  | Unit |     |
|-------------------------|---|------------------------|------------------------|-----------------------|-------------------|-----------------------|------|-----|
| $V_{IL}$                | Input low level voltage                           |                        |                        | $V_{SS}-0.3$          |                   | 0.3x V <sub>DD</sub>  | V    |     |
| V <sub>IH</sub>         | Input high level voltage                          |                        |                        | 0.7 x V <sub>DD</sub> |                   | V <sub>DD</sub> + 0.3 | V    |     |
| V <sub>hys</sub>        | Schmitt trigger voltage hysteresis <sup>(1)</sup> |                        |                        |                       | 2                 |                       | V    |     |
| V <sub>OL</sub>         | Output low level voltage <sup>(2)</sup>           | V <sub>DD</sub> = 5V   | I <sub>IO</sub> = +2mA |                       | 200               |                       | mV   |     |
| R <sub>ON</sub>         | Pull-up equivalent                                | $V_{IN} = V_{SS}$      | $V_{DD} = 5V$          | 30                    | 50                | 70                    | kΩ   |     |
| non                     | resistor <sup>(3)</sup>                           | VIN - VSS              | VIN - VSS              | V <sub>DD</sub> = 3V  |                   | 90 <sup>(1)</sup>     |      | K22 |
| t <sub>w(RSTL)out</sub> | Generated reset pulse duration                    | Internal reset sources |                        |                       | 90 <sup>(1)</sup> |                       | μs   |     |
| t <sub>h(RSTL)in</sub>  | External reset pulse hold time <sup>(4)</sup>     |                        |                        | 20                    |                   |                       | μs   |     |
| t <sub>g(RSTL)in</sub>  | Filtered glitch duration                          |                        |                        |                       | 200               |                       | ns   |     |

<sup>1.</sup> Data based on characterization results, not tested in production.

<sup>2.</sup> The  $I_{IO}$  current sunk must always respect the absolute maximum rating specified in *Table 16: Current characteristics on page 30* and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VSS}$ .

<sup>3.</sup> The  $R_{ON}$  pull-up equivalent resistor is based on a resistive transistor. Specified for voltages on  $\overline{RESET}$  pin between  $V_{ILmax}$  and  $V_{DD}$ .

<sup>4.</sup> To guarant<u>ee the r</u>eset of the device, a minimum pulse has to be applied to the RESET pin. All short pulses applied on RESET pin with a duration below t<sub>h(RSTL)in</sub> can be ignored.

# 6.8 I<sup>2</sup>C control interface

Subject to general operating conditions for  $V_{\text{DD}}$ , and  $T_{\text{A}}$  unless otherwise specified.

The QST608 I<sup>2</sup>C interface meets the requirements of the Standard I<sup>2</sup>C communication protocol described in the following table with the restriction mentioned below:

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (SDA and SCL).

Table 24. I<sup>2</sup>C characteristics

| Complete                                   | Power story                             | 100 kH              | 11                  |      |
|--|---|---------------------|---------------------|------|
| Symbol                                     | Parameter                               | Min. <sup>(1)</sup> | Max. <sup>(1)</sup> | Unit |
| t <sub>w(SCLL)</sub>                       | SCL clock low time                      | 4.7                 |                     | ш    |
| t <sub>w(SCLH)</sub>                       | SCL clock high time                     | 4.0                 |                     | μs   |
| t <sub>su(SDA)</sub>                       | SDA setup time                          | 250                 |                     | ns   |
| t <sub>h(SDA)</sub>                        | SDA data hold time                      | 0 (2)               |                     | 115  |
| t <sub>r(SDA)</sub>                        | SDA and SCL rise time                   |                     | 1000                | ns   |
| t <sub>f(SDA)</sub><br>t <sub>f(SCL)</sub> | SDA and SCL fall time                   |                     | 300                 | 113  |
| t <sub>h(STA)</sub>                        | START condition hold time               | 4.0                 |                     | μs   |
| t <sub>su(STA)</sub>                       | Repeated START condition setup time     | 4.7                 |                     | μδ   |
| t <sub>su(STO)</sub>                       | STOP condition setup time               | 4.0                 |                     | μs   |
| t <sub>w(STO:STA)</sub>                    | STOP to START condition time (bus free) | 4.7                 |                     | μs   |
| C <sub>b</sub>                             | Capacitive load for each bus line       |                     | 400                 | pF   |

<sup>1.</sup> Data based on standard I2C protocol requirement, not tested in production.

Table 25. IRQ specific pin characteristics (1)

| Symbol              | Parameter                           | Conditions           | Min. | Тур. | Max. | Unit |
|---------------------|-------------------------------------|----------------------|------|------|------|------|
| t <sub>W(IRQ)</sub> | IRQ pulse width                     |                      | 10   |      | 15   | μs   |
| R <sub>IRQ</sub>    | IRQ internal pull-up <sup>(2)</sup> | $V_{DD} = 5V$        | 100  | 120  | 140  | kΩ   |
|                     |                                     | V <sub>DD</sub> = 3V |      | 300  |      | K32  |

For additional pin parameters, please use the pin description in Section 6.6: GPOn pin characteristics on page 33.

37/44

The maximum hold time of the START condition has only to be met if the interface does not stretch the low period of the SCL signal.

<sup>2.</sup> The  $\overline{\text{IRQ}}$  pull-up equivalent resistor is based on a resistive transistor.

Electrical characteristics QST608




Figure 22. Typical application with I<sup>2</sup>C bus and timing diagram

# 7 Package mechanical data




Figure 23. 32-pin low profile quad flat package (7x7) outline

57

Table 26. 32-pin low profile quad flat package mechanical data


| Dim        |       | m              | m     |        | inch            | es <sup>(1)</sup> |
|------------|-------|----------------|-------|--------|-----------------|-------------------|
| Dim.       | Min.  | Тур.           | Max.  | Min.   | Тур.            | Max.              |
| Α          |       |                | 1.600 |        |                 | 0.0630            |
| <b>A</b> 1 | 0.050 |                | 0.150 | 0.0020 |                 | 0.0059            |
| A2         | 1.350 | 1.400          | 1.450 | 0.0531 | 0.0551          | 0.0571            |
| b          | 0.300 | 0.370          | 0.450 | 0.0118 | 0.0146          | 0.0177            |
| С          | 0.090 |                | 0.200 | 0.0035 |                 | 0.0079            |
| D          | 8.800 | 9.000          | 9.200 | 0.3465 | 0.3543          | 0.3622            |
| D1         | 6.800 | 7.000          | 7.200 | 0.2677 | 0.2756          | 0.2835            |
| D3         |       | 5.600          |       |        | 0.2205          |                   |
| E          | 8.800 | 9.000          | 9.200 | 0.3465 | 0.3543          | 0.3622            |
| E1         | 6.800 | 7.000          | 7.200 | 0.2677 | 0.2756          | 0.2835            |
| E3         |       | 5.600          |       |        | 0.2205          |                   |
| е          |       | 0.800          |       |        | 0.0315          |                   |
| L          | 0.450 | 0.600          | 0.750 | 0.0177 | 0.0236          | 0.0295            |
| L1         |       | 1.000          |       |        | 0.0394          |                   |
| K          | 0.0°  | 3.5°           | 7.0°  | 0.0°   | 3.5°            | 7.0°              |
|            |       | Tolerance (mm) |       | To     | olerance (inche | s)                |
| ccc        |       | 0.10           |       |        | 0.0039          |                   |

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

QST608 Part numbering

# 8 Part numbering

Table 27. Ordering information scheme



0: +25°C 6: -40°C to +85°C 1: 0 to +70°C 7: -40°C to +105°C 5: -10°C to +85°C 9: -40°C to + 125°C

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST Sales Office.

The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

57

# 9 Device revision information

#### 9.1 Device identification

Figure 24. Device revision identification




Table 28. Device revision identification

| Marking | Device revision |
|---------|-----------------|
| V10     | First revision  |

#### 9.2 Device revision identification

The marking on the right side of the second line (Line B) of the package top face identifies the device revision.

The device revision can also be obtained using the GET\_DEVICE\_INFO I<sup>2</sup>C command. For more information, refer to *Section 4.9: Supported commands on page 16*.

This section identifies the device deviations from the present specification for each device revision.

#### 9.2.1 Revision 1.0

First device revision.

QST608 Revision history

# 10 Revision history

Table 29. Document revision history

| Date        | Revision | Changes        |
|-------------|----------|----------------|
| 10-Dec-2007 | 1        | First release. |

43/44

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

577