PORTER: A Plan-Committed Router for Multi-Core Distributed Quantum Computers

Fuchao Sheng, Yongjian Xie, Yongming Li, Sanjiang Li *

***Abstract*—A distributed quantum computer runs one circuit across several small cores joined by links that distribute entanglement on demand. Under the usual cost model the compiler's objective is to spend as few Einstein–Podolsky–Rosen (EPR) pairs as possible on gates that straddle cores. Existing routers choose among inter-core actions while simultaneously staging them, so an action's apparent value depends on the layout the compiler happens to occupy. We present PORTER, a compiler that instead scores a complete inter-core *plan* — which primitive fires, which gates it resolves, and which readiness conditions it needs — before any preparation SWAP for it exists, commits to one, and only then prepares it. PORTER supports all three known inter-core primitives, including cat-entangler packets that amortise one pair over a run of remote gates sharing a control, and adds capacity-aware relief, a deterministic initial layout, and a per-circuit choice of teleport-lookahead horizon. On MQT-Bench suites at 25, 64 and 80 logical qubits PORTER uses 59.6%, 41.6% and 68.2% fewer EPR pairs in geometric mean than published TELESABRE at three routes each, and completes all twenty-four instances where TELESABRE completes seventeen. Against DSABRE it is competitive at the sizes both target — $1.02\times$ its pooled EPR at $0.91\times$ its compile time under each compiler's own protocol — and pulls ahead as the machine grows, using $0.72\times$ its EPR pairs on a 100–360-qubit scale-up series. The two prove complementary rather than ranked: neither wins more than eleven of the twenty-four instances, and taking the better of the two per instance uses 9.3% fewer pairs than DSABRE alone, so the designs reach different circuits rather than re-deriving each other. Controlled ablations measure what each mechanism contributes. The implementation, harness and raw results are public.**

***Index Terms*—distributed quantum computing, quantum circuit compilation, multi-core quantum architectures, gate teleportation, cat-entangler packets, plan-oriented routing, entanglement cost**

I. INTRODUCTION

A distributed quantum computer (DQC) runs one circuit across several small cores joined by links that distribute entanglement on demand [1], [2]. Any two-qubit gate whose operands sit in different cores must be paid for with Einstein–Podolsky–Rosen (EPR) pairs, and distributing a pair is far slower and less reliable than any operation inside a core [3], [4]. Pairs consumed is therefore the metric we minimise (Section II-B).

A pair can be spent three ways. Teleporting a *state* (TELEDATA) relocates a logical qubit, making every later gate it meets in its new core local [5]. Teleporting a *gate* (TELEGATE) executes one straddling controlled gate through a cat-entangler, with neither operand moving [6], [7]. Holding that resource open across a run of straddling gates sharing a control costs one pair for the whole run — a *packet*, following AutoComm's amortisation [8]. Which is cheapest depends on the circuit structure where it is applied, so none dominates.

The choice must be made before its price is known. Each alternative becomes executable only after its own preparation — the right operand beside the right communication port, that port free, the destination holding a spare slot — and a compiler performs that work only for the alternative it selects. Scoring an action together with the preparation it currently needs therefore confuses two things: it ranks candidates by the layout the compiler happens to occupy rather than by the progress they buy, and staging a candidate that then loses still perturbs the layout.

PORTER — a *Plan-Oriented Router for Teleportation-Enabled aRchitectures* — separates the two questions. Its unit of choice is a *plan*: a complete specification of one inter-core action and the conditions it needs, omitting the SWAP sequence that would establish them. Plans are compared on the gate progress they buy, one is committed, and only then are preparation SWAPs generated for it. Around this loop PORTER adds two-tier capacity relief, which manufactures free slots when every candidate is blocked, and a single deterministic initial layout in place of the best-of-N search its predecessors run.

Results. We evaluate on MQT-Bench [9] suites at 25, 64 and 80 logical qubits, a 100–360-qubit scale-up series, and two networks of IBM heavy-hex cores — forty-eight circuit–architecture instances. Against TELESABRE [10], the strongest published router we identified under this cost model, PORTER lowers geometric-mean EPR consumption by 59.6%, 41.6% and 68.2% on the three suites at three routes each, over the instances both complete, and it completes all twenty-four — including the seven TELESABRE does not converge on, among them an 80-qubit, 23,381-CX circuit.

The second comparison is with DSABRE [11], concurrent work on the same problem and the closest point of reference we have. PORTER is competitive at the sizes both target, spending $1.02\times$ its pooled EPR for $0.91\times$ its compile time under each compiler's own protocol, and pulls ahead as the machine grows: on the scale-up series it uses $0.72\times$ DSABRE's pairs and wins every instance.

A pooled figure that close invites the question of what a second compiler adds, and the per-instance record answers it: neither wins more than eleven of the twenty-four, and taking the better of the two per instance uses 9.3% fewer EPR pairs

F. Sheng, Y. Xie, and Y. Li are with the School of Mathematics and Statistics, Shaanxi Normal University, Xi'an, China; S. Li is with the Centre for Quantum Software and Information, University of Technology Sydney, Australia (e-mail: sanjiang.li@uts.edu.au).

*ORCID: 0000-0002-3332-2546.

than DSABRE alone — 8.0% with the two cheapest circuit families set aside. A design that merely re-derived DSABRE's decisions would leave such a portfolio nothing to choose between. The two are close relatives and share four design decisions, set out in Section VII so neither is credited with the other's; what the portfolio measures is the part that is not shared.

Problem. Given a circuit, a multi-core machine and an initial layout, emit a legal operation stream realising every gate while minimising EPR pairs consumed. Section II-B states this formally, with the cost model it assumes and what that excludes.

Contributions. We make three.

(i) *The* PORTER *compiler*: a plan-oriented remote stage that scores a complete inter-core action before any preparation SWAP for it exists and commits before preparing (Section III-D), a capacity discipline that treats free slots as a legality condition and manufactures them by a two-tier relief search (Section III-G), and a deterministic initial layout replacing the best-of-N search its predecessors run (Section III-A).

(ii) *Per-circuit selection of the lookahead horizon.* Every SABRE-descended router fixes this parameter by constant, and no tested constant is best across our benchmark — the best value spans a factor of thirty-two. PORTER measures how dense the circuit's interaction graph is, prunes a three-value candidate set with it, routes each and keeps the lowest-EPR result; the configured horizon always competes and wins ties, so selection cannot return a worse route than routing once. It is what carries PORTER past DSABRE at scale (Section IV-E1).

(iii) *A controlled study over forty-eight instances*, under native, shared-layout and cross-layout protocols, with ablations measuring what each mechanism contributes — including a negative finding, which Section VI interprets. Every route is certified by a separately implemented replay verifier, and the harness reproducing every table is released.


Section IV-A states the four questions the evaluation answers and ties each mechanism to the experiment that assesses it. The implementation, the replay verifier, the comparison harness and the raw per-circuit results are available at https://github.com/ebony72/porter.

II. Model, Primitives, and Problem Formulation

A. Quantum Circuits and Routing

A circuit acts on n logical qubits in the basis $\{\texttt{id}, \texttt{rz}, \texttt{sx}, \texttt{x}, \texttt{cx}\}$ of MQT-Bench's Qiskit-opt3-transpiled circuits [9] — one-qubit gates plus CX — and is a directed acyclic graph with a dependency edge between consecutive gates on each logical qubit. The *front* is the set of gates with no unexecuted predecessor; only front gates can execute or be routed toward execution.

Physical qubits are partitioned into *cores*. Each core has an intra-core coupling graph, and pairs of cores may be joined by an inter-core link whose endpoints are *communication ports*. A *layout* maps every logical qubit to a physical position. A two-qubit gate is *local* if both operands share a core and *remote* otherwise: a local gate that is not yet adjacent needs intra-core SWAPs, a remote gate needs an inter-core primitive. We write $\kappa_\ell(q)$ for the core holding q under layout ℓ, $d_{\mathrm{L}}(c, p, p')$ for intra-core distance and $d_{\mathrm{C}}(c, c')$ for core-graph distance.



(a) TeleData (b) TeleGate (c) TeleGatePacket

Fig. 1. The three communication primitives; each consumes one EPR pair between the two communication ports (squares). (a) TeleData moves qubit q (which must sit adjacent to its free port) onto the free destination port. (b) TeleGate executes one remote CX through a cat-entangler [7] (Appendix E): the target-side port acts as a proxy for the control q_c; neither qubit moves. (c) TeleGatePacket brackets an ordered run of remote CX gates sharing the control q_c between one cat-entangler/disentangler pair, amortising a single EPR pair over the whole run; each target is routed next to the port in turn while the ports stay reserved.

B. Objective, Scope, and Assumptions

Objective. Given a circuit DAG C on n logical qubits, a machine $\mathcal{A}$ of K cores with intra-core coupling graphs, inter-core links and designated communication ports, and an initial layout ℓ_0, produce a legal operation stream that realises every gate of C while minimising the number of EPR pairs consumed. Intra-core SWAP count, circuit depth and compile time are recorded but are not part of the objective and are never traded against EPR pairs by any rule in this paper.

Cost model. One EPR pair is consumed per TeleData, per TeleGate and per TeleGatePacket — one per packet, however many remote CX gates it amortises — charged the same whichever link carries it; a multi-hop relocation is a sequence of single-hop TeleData actions, charged once per hop. This is the model TeleSABRE [10] and DSABRE [11] use, which is what makes the three compilers comparable in one unit. Communication ports are ordinary physical qubits, occupied for an action's duration and free otherwise; no core is assumed to have dedicated communication memory. What the model leaves out — link contention, entanglement latency and fidelity, purification, classical communication — is outside it, and every conclusion here is relative to that model. Appendix K collects this and the evaluation's other assumptions in one place.

C. Communication Primitives

Three inter-core primitives are in play, sketched in Figure 1; each consumes exactly one EPR pair.

State teleportation (TeleData). Consumes one EPR pair to move a logical qubit from a communication port in one core to a free port in another, after which every later gate that qubit meets in its new core is local. Its value is therefore *latent*: it is paid once and repaid over however many future gates the relocation makes local.

Gate teleportation (TeleGate). Executes a single remote CX with neither operand moving. One EPR pair entangles the two communication ports; a *cat-entangler* leaves (q_c, e_B) in the cat state $\alpha|00\rangle + \beta|11\rangle$, so every CX controlled by

the remote port e_B acts as if controlled by q_c, and a *cat-disentangler* then restores q_c and frees both ports (Appendix E gives both constructions). Its value is entirely *direct*: exactly one gate, nothing left behind.

Same-control packets (TELEGATEPACKET). When several remote CX gates share the same control and their targets lie in one core, the run can be bracketed between a *single* cat-entangler and disentangler: the ports stay reserved, each target is routed beside e_B in turn, and the whole run costs one EPR pair instead of one each. This is the amortisation idea of AutoComm [8], specialised to the shared-control case and applied inside a routing loop rather than as a pre-pass.

The three differ in the respect that matters for scoring: how many gates one pair is spread over. TELEDATA amortises over an unknown future, TELEGATE over exactly one gate, TELEGATEPACKET over a run whose length the compiler must discover. Section III-E makes that a direct/latent/lookahead decomposition.

III. THE PORTER COMPILER

Given a circuit and an initial layout ℓ_0 (which PORTER builds itself, Section III-A), PORTER repeats the following loop (Algorithm 1) until every gate has been emitted or a configurable iteration budget is exhausted. Algorithm 1 charts one iteration; lines 11–19 are the plan-first remote stage that distinguishes PORTER from compilers deciding at single-action granularity, and Appendix F walks through them on a concrete front where they change the outcome.

Algorithm 1 PORTER `compile`(C, ℓ_0)

1: $\ell \leftarrow \ell_0$; initialise DAG active/frontier sets from C
2: **while** DAG has active gates **do**
3: $F \leftarrow$ DAG front (bounded by `dag_front_limit`)
4: classify F into singles, direct-local CX, local-CX-needing-SWAP, adjacent-remote CX, non-adjacent-remote CX *(Sec. III-B)*
5: **if** singles or direct-local CX present **then**
6: execute them all; remove from DAG; **continue**
7: **end if**
8: **if** local-CX-needing-SWAP present **then**
9: generate candidate intra-core SWAPs, apply the best-scoring one (Eq. 1); **continue** *(Sec. III-C)*
10: **end if**
11: generate normal plans $\mathcal{P}$, blocked plans $\mathcal{B}$ *(Sec. III-D)*
12: score every plan in $\mathcal{P} \cup \mathcal{B}$ *(Sec. III-E)*
13: $\mathsf{p}^* \leftarrow$ first plan of $\mathcal{P}$, in selection-key order, that is ready or admits an improving preparation SWAP
14: **if** p^* is `None` **then**
15: $\mathsf{p}^* \leftarrow$ best tail-relief plan seeded from $\mathcal{B}$ *(Sec. III-G)*
16: **else if** $\mathcal{B} \neq \emptyset$ and $\max_{\mathsf{b}\in\mathcal{B}} \mathrm{total}(\mathsf{b}) - \mathrm{total}(\mathsf{p}^*) > m_{\text{assist}}$ **then**
17: $\mathsf{b}^* \leftarrow \arg\max_{\mathsf{b}\in\mathcal{B}} \mathrm{total}(\mathsf{b})$
18: $\mathsf{p}^* \leftarrow$ best relief plan for b^*'s blocked core *(Sec. III-G)*
19: **end if**
20: **if** p^* is `None` **then**
21: **report deadlock; abort**
22: **end if**
23: apply p^*'s own preparation SWAPs until ready, then execute it
24: **end while**
25: **return** emitted operations, final layout, stats

A. Initial Layout

PORTER routes from any initial layout, and the shared- and cross-layout experiments of Section V-B run it on layouts built by other compilers. Left to itself it builds ℓ_0 with one deterministic heuristic — no external partitioner, no best-of-N search — giving every core at least $f_{\min}$=2 free positions.

That floor is a requirement rather than a tuned parameter, and DSABRE [11] independently arrives at the same value. A core with no free position cannot vacate an occupied communication port by local SWAPs, so nothing can reach it; a core with one free position cannot accept a TELEDATA, since the arriving qubit would fill it. Two is the smallest reserve under which a core can both receive a teleport and still make room afterwards. $f_{\min}$ accordingly plays three roles, which we keep apart: this *initial* condition; the *admission threshold* a destination must meet *before* a normal TELEDATA (Section III-D); and the threshold defining a *reservoir* for relief (Section III-G). It is not an invariant — a core admitted at exactly $f_{\min}$ drops to one free, and cores do reach one free position during routing.

Temporal locality-greedy. Three steps. *(i) Weighting*: each CX gate $g = (q_i, q_j)$ contributes $\gamma^{\mathrm{asap}(g)}$ to the interaction weight $w(q_i, q_j)$, where $\mathrm{asap}(g)$ is g's as-soon-as-possible layer in the CX-only DAG and γ=0.99, so early interactions weigh more than late ones while repeated interactions accumulate. *(ii) Core assignment*: logical qubits are visited in the order they first appear as a CX operand and each is placed in the core holding its heaviest already-placed neighbour when that core has headroom above $f_{\min}$, falling back to the core with the most remaining reserved capacity. *(iii) Physical placement*: within each core, logicals are laid onto positions by descending interaction weight onto ascending intra-core centrality, so the most-connected qubits take the most central slots.

The steps are complementary. The discount co-locates the pairs that must interact soonest; first-appearance order handles chain-structured circuits, where a balanced-first-layer rule would scatter the chain across cores; and the centrality step keeps hub qubits cheap to reach. Its one weakness is that the $f_{\min}$ reservation is uniform across cores, which suits a grid or a ring but not a core graph with a hub (Section V-E).

B. Front Classification

Every front gate is classified under the current layout ℓ. 1Q gates are always directly executable; a CX $g = (q_i, q_j)$ with both operands in core c is *direct-local* if $d_{\mathrm{L}}(c, \ell(q_i), \ell(q_j)) = 1$ and *local-needing-SWAP* otherwise; a CX whose operands lie in different cores is *adjacent-remote* if those cores are core-graph neighbours and *non-adjacent-remote* otherwise. Directly executable gates drain first and completely, intra-core SWAPs

are exhausted next, and remote-stage decisions are taken only once no front gate is intra-core. A cost guard caps the front at 96 gates. It binds only on the three largest QPEexact instances, and is output-neutral there: truncation is by ascending gate index and executable gates drain before any routing decision.

C. Intra-Core SWAP Scoring

This stage is SABRE [12]. For a local-needing-SWAP gate set F_{loc}, candidate SWAP edges are the coupling-graph neighbours of every physical position F_{loc} touches, and each is scored under its post-SWAP layout ℓ_a by

$$J(a) = \bar{d}_{\mathcal{F}}(a) + \lambda_{\mathrm{loc}}\, \bar{d}_{\mathcal{E}}(a), \qquad \lambda_{\mathrm{loc}} = 0.8, \tag{1}$$

the mean intra-core distance $d_{\mathrm{L}}(c, \ell_a(q_i), \ell_a(q_j))$ over F_{loc}, plus the same mean over an extended set of up to N_{loc}=20 local CX gates from the next L_{loc}=12 DAG layers. The lowest J is applied; ties break on raw front-layer distance, then on a constant-seeded generator. Note the sign convention differs between the two stages: local candidates *minimise* distance, whereas remote plans *maximise* gain (Section III-E).

D. Plan-First Remote Stage

PORTER manipulates remote work as *plans*. A plan is a complete, committable specification of one inter-core action: which primitive fires, which gate or same-control run it resolves, its direction, and consequently its *readiness conditions* — which logical endpoint must sit adjacent to which communication port, and which ports must be free. What it deliberately leaves unspecified is the SWAP sequence that establishes those conditions. Alternatives are compared at the level of *what* remote work to do next, each scored as if its preconditions were met; only the committed plan is handed to the machinery that works out *how*.

Formally, a plan is a tuple

$$\mathsf{p} \;=\; \big(\pi,\; G(\mathsf{p}),\; \mathrm{dir},\; c_{\mathrm{src}},\; c_{\mathrm{dst}},\; \Pi(\mathsf{p}),\; \mathrm{ready}(\mathsf{p}, \ell)\big),$$

with $\pi \in \{\textsc{TeleData}, \textsc{TeleGate}, \textsc{TeleGatePacket}\}$ the primitive, dir its orientation, c_{src} and c_{dst} the cores, $\Pi(\mathsf{p})$ the ports it reserves, and $\mathrm{ready}(\mathsf{p}, \ell)$ the predicate that holds when it can fire. $G(\mathsf{p})$ is the set of gates it *discharges*: for a TeleGate the single front CX; for a TeleGatePacket the collected same-control run (Section III-F); for a TeleData the empty set, since moving a qubit executes no gate — its value lies in the gates the relocation makes local, which the scorer estimates (Section III-E).

Three quantities are kept distinct: the plan's *utility*, evaluated under the hypothesis that $\mathrm{ready}(\mathsf{p}, \ell)$ holds whether or not it does; its *readiness cost*, the local work still needed, used only to break ties; and the *preparation policy* that chooses those local SWAPs after p is committed. Two design decisions follow: utility never includes readiness cost, and once a plan is committed PORTER works only on that plan — it generates no other plan and scores no alternative — until the plan fires or is abandoned because no preparation SWAP improves its readiness.

The second is the *commitment rule*, and we adopt it on structural grounds rather than measured ones. A preparation SWAP has no meaning except relative to the plan it prepares, so a router that reopens the choice part-way through preparation can leave the layout carrying moves made towards an action it then abandons; committing makes preparation and the action it serves one unit, and gives the abandonment test of Section III-D something well defined to fire on. It also fixes the granularity at which the plan set is derived — once per committed action rather than once per router iteration. What it does *not* come with is an experiment: no result in Section V isolates either the commitment rule or the plan abstraction beneath it, so no reduction reported there is attributed to them; separating their share would need a hop-granular candidate set, which is a different router.

The candidate sets. When the front holds only remote CX gates, PORTER builds two sets. **Normal plans** $\mathcal{P}$ are the actions that could fire once prepared. For each adjacent-remote CX they hold a TeleGate; a TeleGatePacket if a same-control run of ≥ 2 gates can be collected; and, for either endpoint, a TeleData into the partner's core when that core has $f_{\min}$ free positions. A non-adjacent-remote CX cannot be discharged in one action, so it contributes only TeleData hops that move one endpoint to a neighbouring core *strictly closer* to the other endpoint's core, again subject to $f_{\min}$.

Blocked plans $\mathcal{B}$ are the same TeleData candidates whose destination fails the $f_{\min}$ test. PORTER never commits one — executing it would drive a core below the floor. It scores them anyway, as a measurement of what capacity is currently costing: $\mathcal{B}$ names the cores that are saturated and says how much gain is being forgone there, which is what the relief tiers of Section III-G act on.

Selection. Every plan in both sets is scored before any preparation SWAP for it exists; Section III-E gives the score and the ordering key (2) it induces. PORTER then walks $\mathcal{P}$ in that order and commits to the first plan it can actually work on. A plan qualifies if it is *ready* — its endpoints already sit beside the ports it needs and those ports are free, so it can fire immediately — or if it is *preparable*: not ready, but some local SWAP moves the layout strictly closer to readiness. A higher-scoring plan that is neither is skipped rather than waited for, and such plans do occur — typically a side whose core is full, where no local SWAP can change the free-slot count or clear a port, so no preparation will ever make the plan fire.

Two things can override the choice, and both are driven by the single best-scoring member of $\mathcal{B}$ alone — call it b^*; the rest of $\mathcal{B}$ enters no comparison. If a plan was selected but b^* out-scores it by more than m_{assist}=5.0, PORTER drops the selected plan and relieves the core blocking b^* instead. If nothing in $\mathcal{P}$ was ready or preparable — which includes $\mathcal{P} = \emptyset$ but is not limited to it — it relieves $\mathcal{B}$'s blocked destinations in ascending hop order. In both cases what is committed is a relief TeleData generated for the purpose, never b^* itself. Having committed, PORTER applies only that plan's preparation SWAPs until it is ready, no improving SWAP remains, or the decision state — plan, layout, RNG — repeats, which raises rather than loops.

Preparation SWAPs. A committed plan has exactly two readiness requirements, one per side: source and destination for TeleData, control and target for TeleGate and Tele-

GATEPACKET, whose target side is routed at execution time (Section III-F). For each unmet requirement, candidate SWAPs are the edges incident to the plan's logical endpoint, or to a nearest free position tied for minimum distance to the relevant port while that port stays occupied. Each is scored by the post-SWAP readiness cost, and at most one improving SWAP per side is applied per pass.

E. Plan Scoring and the Selection Key

Every candidate is scored before any preparation SWAP for it exists, and the scored plans are ordered by one lexicographic key, smallest first:

$$\mathrm{key}(\mathsf{p}) = \big(-\mathrm{total},\ \neg\mathrm{ready},\ \mathrm{prep},\ \mathrm{rank},\ \mathrm{cap},\ -\mathrm{lookahead}\big), \tag{2}$$

each component evaluated at p. The order is the design, so we take the components in turn.

total is the estimated gate progress the plan buys, negated so that more progress sorts first. It decides almost every comparison; the five components after it only break ties. Preparation cost is not part of it, so a plan that happens to be cheap to prepare cannot displace one that buys more progress — the property that separates this scorer from DSABRE's, where staging cost is additive (Section VII).

ready is the predicate of Section III-D: the plan can fire under the current layout with no further local work. Ready plans sort ahead of equally valuable unready ones.

prep is the readiness cost — how far the current layout is from satisfying ready, measured as intra-core distance from each endpoint to the port it must reach. It ranks third, below progress and readiness.

rank orders the primitives, TELEDATA (0) before TELEGATEPACKET (1) before TELEGATE (2): among plans equal in value, readiness and preparation cost, the one that also improves the layout is kept.

$\mathrm{cap}(\mathsf{p}) = 1/\max(1, f_{\mathrm{dst}} - 1)$ grows as the destination approaches the capacity floor, so between otherwise identical plans the one leaving more room wins. It is computed alongside the score, never added to it.

lookahead, negated, is the discounted part of total: among plans tied on everything above, the one whose value reaches further into the circuit is preferred, and a stable plan identifier resolves anything still tied. Its depth is the horizon L_{tp}, counted in DAG layers — a companion cap N_{tp} on the gate count cannot bind while $N_{\mathrm{tp}} \geq L_{\mathrm{tp}}$, since a qubit contributes at most one gate per layer (Appendix H). L_{tp} is the one parameter PORTER does not fix by constant; Section IV-E1 chooses it per circuit.

That leaves total, which the rest of this subsection computes, taking the three primitives in turn.

Two of them are counts of work the action performs outright. A **TELEGATE** scores 1: the one straddling gate it executes, with nothing left over. A **TELEGATEPACKET** scores the number of straddling gates in its collected run, also with nothing left over, since collection returns a committed executable sequence and every member of it executes once the cat resource is live (Section III-F).

A **TELEDATA** executes no gate at all. Its score has to estimate the gates its moving qubit q will meet once relocated, which needs a measure of how much a move brings a gate closer to being executable.

Gate progress. Write κ for the map sending a logical qubit to the core holding it under the current layout, and κ' for the same map after the move — identical to κ except that q now sits in c_{dst}. For a CX $g = (q_i, q_j)$,

$$\Delta(g) = d_{\mathrm{C}}\big(\kappa(q_i), \kappa(q_j)\big) - d_{\mathrm{C}}\big(\kappa'(q_i), \kappa'(q_j)\big) \tag{3}$$

is the core-graph distance the move removes from g. A TELEDATA moves one qubit one hop, so $\Delta(g) \in \{1, 0, -1\}$: 1 when the hop brings g's operands a core closer, whether or not that makes them local; 0 when it does not touch g; -1 when it pushes them apart.

Three sets of CX gates on q contribute, obtained by simulating the DAG frontier forward under κ':

- $D(\mathsf{p})$, the front CX on q — by the same one-gate-per-qubit fact, the plan's seed gate and nothing else, so $|D(\mathsf{p})| = 1$.
- $L(\mathsf{p})$, the CX gates on q reached by *local closure*. The simulator repeatedly retires every front gate executable under κ' — one-qubit gates, and CX gates κ' places in one core — advancing the front and exposing gates blocked behind them. Every CX on q appearing in any front along the way joins $L(\mathsf{p})$, and closure stops at the first front with nothing locally executable. These are current pressure rather than prediction: reaching them needs no gate outside κ''s reach.
- $A_k(\mathsf{p})$, the CX gates on q found by continuing past that stopping front, in simulated layer $k \leq L_{\mathrm{tp}}$, discounted by $w_k = \max(w_{\min}, w_0\gamma^{k-1})$ with w_0=0.9, γ=0.9, $w_{\min}$=0.5. These are prediction.

Only here does the score split, into a certain part and a discounted one: $\mathrm{total} = \mathrm{direct} + \mathrm{lookahead}$, where

$$\begin{aligned} \mathrm{direct}(\mathsf{p}) &= \sum_{g \in D(\mathsf{p}) \cup L(\mathsf{p})} \Delta(g), \\ \mathrm{lookahead}(\mathsf{p}) &= \sum_{k \geq 1} \sum_{g \in A_k(\mathsf{p})} w_k\, \Delta(g). \end{aligned} \tag{4}$$

So $L(\mathsf{p})$ enters at full weight alongside $D(\mathsf{p})$, and only $A_k(\mathsf{p})$ is discounted.

F. Same-Control Packet Collection

Same-control CX gates are chained by DAG dependency edges, so they never appear in the front together: a packet cannot be read off the front and must be collected by forward simulation. From a seed adjacent-remote CX $g = (q_c, q_t)$ with target core c_t, PORTER simulates the DAG frontier forward for up to 120 layers, absorbing any front CX that shares control q_c and has its target in c_t (up to 8 gates), and any front 1Q gate whose qubit is already in c_t, since those execute freely while the cat resource is live. Collection stops at the first unproductive layer or at the size cap. The window counts simulated layers rather than collected CXs, so it is a cost guard rather than a tuning knob, and because the simulation reaches past the current front a packet may contain gates a

front-limited scan could not. One heuristic here is unablated: stopping at the first unproductive layer can miss a packet separated by harmless intervening work.

Collection only *discovers* the run; nothing is emitted while it simulates. The sequence is recorded on the plan and, if that plan is committed, emitted in exactly that order — one `cat_entangler`, consuming the packet's single EPR pair; one `cat_cx` per member, each target first brought beside the port by local SWAPs that may not touch either live port; and a closing `cat_disentangler` freeing both. Fixing the order at collection time is what lets the scorer count every member as work the packet will do: the members are DAG-chained, so that order respects their dependencies and none can become unexecutable once the resource is live.

G. Capacity Relief

Both tiers answer the same question — some core c is at or below $f_{\min}$ and a TELEDATA wants to enter it — by moving a qubit *out* of the congested region rather than into it. Neither picks a destination freely: a breadth-first search from c over the core graph finds the nearest *reservoir*, a core with at least $f_{\min}$ free positions, and the relief action moves one qubit from the penultimate core of that path into the reservoir at its end. Every logical qubit in the penultimate core is a candidate, scored and ordered by the plan machinery already described and grouped by hop count so shorter paths are tried first. Chaining beyond one hop is on by default, letting relief propagate when the immediate neighbour is itself full.

The two tiers differ only in when they fire. **Tail relief** fires reactively, when $\mathcal{P}$ is empty and the front is starved. **Opportunistic relief** fires pre-emptively, while a normal plan is still available, whenever a blocked plan out-scores it by more than m_{assist} — the judgement being that clearing the congestion now is worth more than taking the best currently legal action.

H. Progress and the Failure Model

Deterministic greedy routing on a capacity-constrained machine can stall, and PORTER layers four defences. It keeps capacity away from zero: a core with no free position is terminal, so a TELEDATA enters c only while $\text{free}(c) \geq f_{\min}$, leaving one position behind. Routing therefore cannot create a terminal core, and a supplied layout containing one is legalised first by evicting a qubit into the core with most room — the only input PORTER refuses is one where no core can receive that eviction. It detects starvation rather than thrashing, an empty $\mathcal{P}$ beside a non-empty $\mathcal{B}$ naming the cores responsible. It manufactures capacity, tail relief turning that signal into work (Section III-G). And it bounds every loop, hashing its decision state once per preparation round and raising if it repeats, under two budgets. Together these make every returned route correct and every run terminating, but not every run successful — the guarantee DSABRE has and PORTER does not (Section VII). A per-iteration cost analysis is in Appendix I.

IV. Experimental Methodology

A. Research Questions

The evaluation answers four questions, each with its own controls, and Section V is organised around them.

RQ1 **End-to-end cost.** Under each compiler's own recommended protocol, how does PORTER's EPR consumption and compile time compare with TELESABRE's and DSABRE's?

RQ2 **Routing quality with the layout controlled.** Given the *same* externally supplied initial layout, how does PORTER's routing loop compare with DSABRE's — first at an equal route count, then when each is allowed its own refinement schedule?

RQ3 **Mechanism attribution.** What does each of PORTER's mechanisms — capacity relief, the packet primitive, the TELEGATE family, the initial layout and horizon selection — contribute on its own?

RQ4 **Robustness.** How do the answers change with circuit width, core count and core-graph shape?

Each results subsection opens with the question it answers, what is held fixed, and the metric; the interpretation of the answers is collected in Section VI, and the assumptions and limitations they rest on in Appendix K.

B. Terminology

Budget comparisons depend on using these terms consistently, so we fix them here and use no synonyms.

- A **route** (equivalently a *routing pass*) is one invocation of the routing loop of Section III on one circuit from one layout, producing one operation stream.
- A **candidate layout** is one initial mapping a protocol supplies to the router. A protocol's cost is its layout count times its routes per layout.
- A **protocol** is a layout source, a route budget and a selection rule; Table I names the ones used in the main results. We avoid "attempt", which the baselines use for both meanings.
- A **candidate horizon** is one value of L_{tp} offered to horizon selection; selecting among them costs one route each.
- **Complete compile cost** is the wall-clock time of an entire protocol — layout generation plus every route over every candidate — not of the winning route alone.

For the machine and the router we use: *core*, *communication port*, and *reservoir* (a core holding at least $f_{\min}$ free positions); a front CX is *local*, *adjacent-remote* or *non-adjacent-remote*; a plan is *normal* or *blocked*, and *ready*, *preparable* or neither. A run that does not complete does so in one of four ways, distinguished throughout: a capacity *deadlock* leaves no legal plan and no relief path, and raises a diagnostic; a *livelock* makes local progress indefinitely while retired gates and EPR count stand still, and is stopped by the iteration guard; a *timeout* exceeds the wall-clock cap; and an *infeasible input* is one the machine has no spare capacity for, refused before routing begins (Section III-H).

C. Setup

Implementation. PORTER is Python, released with the harness. It takes no seed: heuristic ties resolve through a fixed chain of deterministic keys and any residual tie through a constant-initialised generator, so one route on a fixed circuit and hardware emits a byte-identical stream across runs. Horizon selection is the exception, its speculative routes sharing a wall-clock budget, so the protocol is reproducible only up to that budget and the horizon each run selected is recorded with its result. Every reported PORTER route is certified by a replay verifier written separately from the router, which re-derives gate coverage, dependency order and physical legality from the emitted stream alone and is itself tested by fault injection (Appendix D).

Architectures. We use the two grid-of-grids topologies DSABRE [11] evaluates on — architecture A, a 2×2 array of 3×3 cores (36 physical qubits), and architecture H, a 2×3 array of 4×4 cores (96 physical) — adding its 5×5-core scalability series in Section V-D and two networks of IBM 27-qubit heavy-hex tiles in Section V-E. All are read from the baselines' own device files, so every compiler sees identical physical qubit ids.

Benchmarks. We use the same MQT-Bench [9] files DSABRE's evaluation uses, confirmed by exact CX-count match: a 25-qubit suite (AE, GHZ, Graphstate, QFT, QNN, Random) on architecture A, and a 64-qubit suite adding QPEexact, QAOA and Multiplier on architecture H. We add an 80-qubit suite of the same nine families; its AE and QNN instances are not produced by the stock generator and were reconstructed to match its construction, QNN as the deep ZZ-feature-map circuit rather than the 79-CX chain the current generator emits (Appendix A).

Baselines. We compare against TELESABRE [10] and DSABRE [11], the latter in its default configuration — safe mode, which makes capacity a legality condition with a per-core reserve and recovers by relaying slack along a BFS path (Section VII).

Three decisions avoid disadvantaging DSABRE. Its recovery budgets derive from the architecture as its own drivers do, since a binding iteration budget would cut its heuristic search short and hand the remainder to its guaranteed drain at a worse EPR count. We do not charge it for pre-routing layout repair, which lands in its EPR counter although it adjusts the starting layout rather than routing anything; we net that out for both compilers. And we take its layout rule exactly as it ships (Section IV-D).

TELESABRE's stock C binary crashes deterministically on architecture A, in its initial-layout pass rather than in routing. All TELESABRE numbers use a minimally patched binary, released with ours, that falls back to the least-loaded core; it moves only qubits the stock binary leaves unplaced, and architecture-H results are unchanged. Every compiler invocation is capped at 900 s wall-clock, and a call exceeding it counts as a failure to complete.

D. Initial-Layout Protocols

We evaluate under three initial-layout protocols, designed to separate routing quality from initial-layout quality.

Own-protocol comparison. Each router is first evaluated under its own established best-practice protocol. For the two baselines that is best-of-three, matching the convention already used to compare TELESABRE and DSABRE to each other [11]: TELESABRE runs its built-in Hungarian initial-layout heuristic at config seeds 0–2, and DSABRE runs Qiskit `SabreLayout` on its corners-removed architecture graph at seeds 0–2, each layout routed by SABRE-style forward → backward → forward passes; both report the best EPR count. PORTER instead builds one deterministic temporal locality-greedy layout (Section III-A) and routes it at each of the three candidate lookahead horizons of Section IV-E1, keeping the best — three routing passes over one layout, against nine over three. It searches no layouts, so every number is reproducible from the circuit file alone.

DSABRE's SabreLayout runs on a coupling map with low-degree physical qubits withheld in every core as communication slots, the count fixed by its own fill-adaptive rule. We use that rule as it ships, which is why our DSABRE figures reproduce those it publishes for the architectures it reports.

Shared-layout comparison. To separate layout quality from routing quality, both DSABRE and PORTER are then run from an identical externally supplied mapping — TELESABRE's own initial layout, and separately `pytket-dqc`'s hypergraph partition (Appendix B) — so the only difference left is the routing loop. **Cross-layout comparison.** Finally each compiler routes the other's own layout, which closes the remaining cell of the design.

E. Operating Protocols

Section III defines one routing pass. Three protocols run that pass more than once and keep the best result by EPR; because they invoke the router repeatedly rather than changing what a single pass does, we describe them here rather than as part of the algorithm. All three are deterministic given the circuit, the hardware and the configuration, and none takes a seed.

1) Lookahead-horizon selection: The teleport-lookahead horizon L_{tp} is the one parameter of Section III-E for which no tested constant is best across the corpus. In an offline sweep over $\{4, 8, \ldots, 1024\}$ on every instance the best value spans the whole range: 80-qubit QNN wants 4, the 25-qubit suite wants 16, and every 100-, 200- and 360-qubit instance wants 128, beyond which EPR saturates. The gap between PORTER's configured default of L_{tp}=16 and the per-instance best is 17.2% geometric-mean EPR.

Interaction density sets the direction. Let ρ be the mean, over logical qubits appearing in at least one CX, of the number of distinct partners each shares a CX with, divided by $n-1$: the mean fraction of the other qubits each ever interacts with, so $\rho \to 1$ is all-to-all and a linear CX chain gives $\rho \approx 2/(n-1)$. The two regimes differ. Near ρ=1 a long horizon finds the moving qubit wanted in every core at once, the gain estimate degenerates into noise, and short horizons win; where ρ is small the signal is coherent and long horizons win. Across the benchmark ρ ranks the best horizon at Spearman -0.765, but is not a usable predictor alone: in the band $0.42 \le \rho \le 0.53$, where most 64-qubit circuits sit, QAOA wants 8 and AE wants

128, and a threshold rule recovers only 8.0% of the available 17.2%.

PORTER therefore uses ρ to *prune* rather than to choose. A circuit with $\rho \geq 0.80$ is routed at $L_{\text{tp}} \in \{4, 8, 16\}$, every other circuit at $\{8, 16, 128\}$, and the lowest-EPR route is kept. No instance above the threshold ever selected the long horizon, so pruning costs no EPR and removes the dominant compile-time term: a long horizon that fails to converge and consumes the whole protocol's budget. Two rules bound the cost. The circuit's configured horizon is routed first, unguarded, and wins ties. The remaining candidates share a wall-clock budget proportional to what that first route cost, and one that overruns it is abandoned. The guarantee this gives is conditional and worth stating exactly: *provided the configured-horizon route completes*, selection returns no higher an EPR count than that route would alone. It can still raise compile time, and which speculative candidates finish — hence which route is selected — depends on the wall-clock budget and so on the machine (Section IV-C).

This rule was fitted on the corpus it is evaluated on. The sweep, both candidate sets and the 0.80 threshold were fixed by inspecting the 48 instances, with no held-out family, so evidence for the *size* of the gain is in-sample. Two things bound the risk. The rule is a portfolio, not a prediction — a poor candidate set costs compile time but cannot worsen the selected route — and the direction the sweep exposes, that no tested constant is best across circuits whose densities differ by an order of magnitude, does not depend on the values chosen. An out-of-sample validation remains to be done.

*2) Backward refinement (*PORTER+*R):* DSABRE routes each candidate layout with a forward → backward → forward schedule, so a protocol that matches its routing effort rather than only its layout count is needed to separate the two effects. PORTER+R supplies one. The schedule is SABRE's bidirectional layout refinement [12] applied to whole routes. Let $R(C, \ell)$ denote routing C from ℓ and ℓ' the layout it ends on. Pass 1 computes $R(C, \ell_0)$; pass 2 computes $R(C^{\text{rev}}, \ell'_1)$ on the reversed circuit and *discards its route*, keeping only ℓ'_2; pass 3 computes $R(C, \ell'_2)$. Reversing C reverses every dependency edge, so routing it from the forward pass's end state yields a layout adapted to the *start* of the forward circuit. Odd pass counts above three repeat the cycle; P=5 throughout. It adds no randomness.

Pass 1 is horizon selection itself, and the horizon it chooses is held for the remaining $P - 1$ passes — re-selecting every pass would multiply the count by the number of candidates to re-decide a property of the circuit that refinement does not change. Refining from the selected route is what makes PORTER+R contain PORTER, so with the best forward pass kept it can never report a higher EPR count than PORTER does. Total routes are $|\mathcal{H}| + P - 1 = 7$. The cost is wall-clock rather than passes: a deep selected horizon makes a later pass dear, and on one instance a pass is stopped by the per-pass guard instead of converging.

One property of the schedule matters for reading its results. Refinement consumes a post-routing layout, and routing destroys the per-core free-slot reservation ℓ_0 was built with (Section III-A), so an intermediate pass may start from a layout worse than ℓ_0 for PORTER's own capacity machinery. Individual passes therefore regress on some instances, and only the best-pass rule keeps that from surfacing.

A third schedule, PORTER+S, additionally searches the layout heuristic's per-layer discount γ before refining. It is a parameter search rather than a design decision, and buys little for what it costs, so we report it in Appendix J rather than here.

F. Comparison Protocols and Budgets

Table I states, for every configuration that appears in the results, where its initial layouts come from, how many routing passes it spends, and what it selects on. We use the names in its first column throughout.

Two notions of a matched budget are in play and neither is universally fair, so we report against both. Equal *route counts* give each compiler the same number of router invocations from one identical layout — three each, in the shared-layout rows. Equal *candidate-layout sets* instead hand PORTER the very layouts DSABRE generated for itself, so both choose their best from the same three starting points; that equalises the search over layouts rather than the routing effort spent on each. Wall-clock is not equalised anywhere, but every table reports complete compile time so a reader can renormalise. PORTER costs more per route than DSABRE (Section V-F), so equal route counts flatter it on time and not on effort.

G. Metrics and Aggregation

The primary metric is EPR pairs consumed: TELESABRE counts teledata plus telegate operations, DSABRE counts teledata, and PORTER counts teleports plus telegates plus telegate packets, one pair per packet, all three the same physical resource. Intra-core SWAP counts and compile time are secondary and are never traded against EPR by any selection rule. Aggregates are unweighted geometric means over circuits, so each circuit counts equally; percentage changes are $100(b/a - 1)$ against the stated baseline and ratios are b/a, both computed from those means rather than averaged per circuit. Failures are never imputed: a configuration that does not complete an instance is excluded from every mean it appears in, along with that instance's other columns where the comparison is paired, so a mean labelled (n) is over exactly the n circuits all its columns completed — which flatters a baseline that fails its hardest instances, and is why completion counts accompany every such mean. Compile times are wall-clock on one otherwise idle machine (Apple M2, macOS 26.5, CPython 3.13), measured once per configuration with no warm-up, so they are indicative and should be read as ratios between protocols rather than as absolute costs.

V. Results

Each subsection answers one research question of Section IV-A. Protocol names and budgets are those of Table I; lower EPR is better throughout.

TABLE I
EVERY CONFIGURATION IN SECTION V: LAYOUT SOURCE, LAYOUT COUNT $|\mathcal{L}|$, PASSES PER LAYOUT P, ROUTES, AND WHAT IS MINIMISED. ROUTES ARE $|\mathcal{L}|\cdot P$, PLUS $|\mathcal{H}|-1$ PROBES PER SEED WHERE A HORIZON IS SELECTED. APPENDIX J GIVES THE ONE CONFIGURATION NOT LISTED.

Name	Layout source	$\lvert\mathcal{L}\rvert$	P	routes	selects on
Own protocol (RQ1, RQ4)					
TELESABRE	Hungarian, seeds 0–2	3	1	3	best EPR
DSABRE	SabreLayout, seeds 0–2	3	3	9	best EPR
PORTER	temporal locality-greedy	1	3	3	best EPR
PORTER+R	temporal locality-greedy	1	5	7	best forward pass
Shared layout (RQ2) — both compilers routed from one external layout					
DSABRE shared	TELESABRE's or pytket-dqc's	1	3	3	best pass
PORTER shared	the identical layout	1	3	3	best EPR
PORTER+R shared	the identical layout	1	5	7	best forward pass
Cross layout (RQ2) — each compiler on the other's own layout					
DSABRE on PORTER	PORTER's layout	1	3	3	best pass
PORTER on DSABRE	DSABRE's candidates	3	3	9	best EPR
Ablation (RQ3) — one fixed layout, one fixed horizon					
PORTER ablation	temporal locality-greedy	1	1	1	—

A. RQ1: End-to-End Cost Under Each Compiler's Own Protocol

Question: how do the three compilers compare when each uses its own recommended protocol? *Held fixed:* nothing — each compiler supplies its own layouts and pass schedule (Table I). *Metric:* geometric-mean EPR over jointly completed circuits, plus completion counts and complete compile time.

Table II summarises the three suites; Appendix H gives the per-circuit EPR and SWAP counts. Baseline counts come from each baseline's own harness, and on the eight 64-qubit circuits TELESABRE completes ours reproduces the counts DSABRE publishes for it [11] exactly.

Against TELESABRE the ordering is consistent across the suite. On block *(a)*, from one deterministic layout, PORTER lowers geometric-mean EPR by 59.6%, 41.6% and 68.2% at 25, 64 and 80 qubits, spending three routes against TELESABRE's three seeded runs, and every circuit TELESABRE completes improves, from -16.0% to -81.0%. Refinement adds to that at 25 and 64 qubits (63.6% and 45.1%) but little at 80 (69.8%), where the horizon rather than the extra routes does the work. TELESABRE completes seventeen instances, failing on 64q Random and six of the nine 80-qubit circuits; PORTER and DSABRE complete all twenty-four.

Against DSABRE the answer varies by suite, and block *(b)* is the basis since both complete everything. At three routes to DSABRE's nine, PORTER takes the geometric mean at 25 qubits ($0.94\times$) and at 80 ($0.96\times$) and trails at 64 (196.1 against 173.1, $1.13\times$), winning ten instances, losing twelve and tying two; pooled it is within 2%, 174.9 against 171.9. Refinement takes the lead pooled (163.0) at seven routes and narrows 64 qubits to $1.07\times$, so the one suite PORTER loses under its own protocol is also the one extra routes largely close. Its largest saving is 80q Multiplier, 2,132 against 4,841; its worst loss 64q QFT, 262 against 179.

B. RQ2: Routing Quality With the Layout Controlled

Question: with the initial layout held identical, does either routing loop use fewer EPR pairs? *Held fixed:* the layout, taken in turn from each of the three sources available. *Metric:* geometric-mean EPR over all twenty-four instances.

The three sources are those that place all twenty-four circuits. TELESABRE is not among them: it converges on seventeen and emits a layout only where it converges (Section V-A).

The routing loops are equivalent within noise; the layouts are not. Across any row of Table III, from the same layout at three routes each, the two land within 3% of one another — DSABRE ahead in all three rows of block *(a)* and in two of three of *(b)*, PORTER taking its own layout there. This is the controlled test and PORTER does not win it. The spread down a column is two to four times the spread across a row in both blocks, so the initial layout is the weaker component of both compilers rather than an advantage to either. That much is stable.

Which layout is best is not, and PORTER does not adopt the partition. Over all twenty-four instances `pytket-dqc`'s hypergraph partition is the lowest cell in every column; drop GHZ and Graphstate and it is the highest in every column, raising the mean by 10.7% for DSABRE and 9.1% for PORTER. Those six rows carry the whole result, and the partition is the worse start on fourteen of the twenty-four instances for both routers, at a median ratio of 1.03. Its gain is real but confined to the two structurally simplest families, whose interaction graphs a partitioner cuts almost perfectly and whose absolute cost is least. It is also expensive: best-of-three KaHyPar seeds costs 0.6–650 s against 0.3–9.6 ms for PORTER's construction, on most circuits more than PORTER's whole three-route protocol, and it does not finish at the widths of Section V-D. Cost and confinement are why PORTER keeps its own layout and treats the partition as an opt-in candidate (Appendix C). Neither effect is specific to PORTER — the same partitions are the worst start for DSABRE's loop on the same eighteen instances — plausibly because `pytket-dqc` optimises e-bits on a network more permissive than the device [11].

Refinement pays from every starting layout, once the

TABLE II

MAIN COMPARISON, OWN PROTOCOL: EACH COMPILER FROM ITS OWN INITIAL LAYOUT AND ROUTE BUDGET (TABLE I). BLOCK *(a)* AVERAGES THE CIRCUITS *all four* COMPLETE, THE ONLY BASIS ON WHICH TELESABRE CAN BE COMPARED; BLOCK *(b)* AVERAGES EVERY CIRCUIT AND DROPS IT. THE BLOCKS DIFFER ONLY IN WHICH CIRCUITS THEY AVERAGE. "DONE" IS CIRCUITS COMPLETED AND "W/L/T" THE PER-INSTANCE RECORD AGAINST DSABRE OVER ALL TWENTY-FOUR; t IS COMPLETE PROTOCOL TIME (GMEAN, SECONDS) OVER THE WHOLE SUITE. THE LAST PAIR IS THE PORTFOLIO: THE LOWER EPR COUNT OF DSABRE AND THE NAMED PORTER CONFIGURATION ON EACH INSTANCE. IT IS A DERIVED QUANTITY, NOT A FIFTH CONFIGURATION — IT COSTS RUNNING BOTH AND PREDICTS NOTHING IN ADVANCE (SECTION VI) — SO IT IS LEFT UNBOLD AND THE BOLD ENTRY IN EACH ROW IS THE BEST SINGLE COMPILER. LOWER IS BETTER; PER-CIRCUIT COUNTS IN APPENDIX H.

	TELESABRE		DSABRE		PORTER		PORTER+R		best of DSABRE with	
Suite	EPR	t	EPR	t	EPR	t	EPR	t	PORTER	+R
(a) over the circuits *all four* complete										
25q (6)	106.6	0.51	45.8	0.23	43.1	**0.11**	**38.8**	0.26	42.0	38.8
64q (8)	284.5	11.89	**144.6**	**1.77**	166.2	1.98	156.1	4.00	140.5	140.5
80q (3)	121.0	5.11	44.9	**3.57**	38.5	3.95	**36.6**	14.04	34.4	34.4
(b) over *every* circuit in the suite; TELESABRE omitted										
25q (6)	—	—	45.8	0.23	43.1	**0.11**	**38.8**	0.26	42.0	38.8
64q (9)	—	—	**173.1**	**1.77**	196.1	1.98	185.5	4.00	168.8	168.8
80q (9)	—	—	412.1	**3.57**	396.7	3.95	**372.9**	14.04	345.1	340.4
all (24)	—	—	171.9	1.38	174.9	**1.25**	**163.0**	3.22	155.9	152.1
done	17 / 24		24 / 24		24 / 24		24 / 24		—	
W/L/T	—		—		10 / 12 / 2		11 / 11 / 2		—	

TABLE III

LAYOUT AGAINST ROUTER: GEOMETRIC-MEAN EPR FOR EVERY COMBINATION OF INITIAL LAYOUT (ROWS) AND ROUTING LOOP (COLUMNS). PORTER AND DSABRE SPEND THREE ROUTES PER LAYOUT, PORTER+R FIVE. BLOCK *(a)* IS OVER ALL TWENTY-FOUR INSTANCES; BLOCK *(b)* REPEATS IT WITHOUT GHZ AND GRAPHSTATE, WHOSE COUNTS ARE ONE TO TWO ORDERS OF MAGNITUDE BELOW THE REST AND SO DOMINATE AN UNWEIGHTED GEOMETRIC MEAN. THE BLOCKS DISAGREE IN EVERY COLUMN, WHICH IS THE TEXT'S SUBJECT. LOWER IS BETTER; BEST IN EACH COLUMN OF EACH BLOCK BOLD.

Initial layout	DSABRE	PORTER	PORTER+R
(a) all twenty-four instances			
DSABRE's `SabreLayout`	171.9	175.2	158.5
PORTER's temporal locality-greedy	171.2	174.9	163.0
`pytket-dqc`'s partition	**164.1**	**166.4**	**155.2**
(b) the eighteen excluding GHZ and Graphstate			
DSABRE's `SabreLayout`	**452.5**	466.1	**434.3**
PORTER's temporal locality-greedy	473.9	**464.6**	445.6
`pytket-dqc`'s partition	501.1	506.7	467.3

TABLE IV

MECHANISM ABLATION, 80-QUBIT SUITE: PORTER EPR WITH ONE DESIGN DECISION DISABLED, FROM THE SAME LAYOUT AT THE SAME HORIZON. "NO PK" DISABLES PACKETS, "NO REL." BOTH RELIEF TIERS, "TELEDATA" THE TELEGATE FAMILY; "PK"/"TG" ARE THE FULL CONFIGURATION'S PACKET AND SINGLE-TELEGATE COUNTS. GHZ AND GRAPHSTATE COINCIDE IN EVERY COLUMN AND ARE OMITTED, BUT ARE INSIDE THE GMEAN LINES, WHOSE n DIFFERS BECAUSE THE COLUMNS FAIL ON DIFFERENT CIRCUITS. †DOES NOT COMPLETE. ‡NEEDS THE EXTRA RELIEF TIER.

Circuit	Full	No pk	No rel.	TELEDATA	pk	tg
ae	490	688	†	**354**‡	264	15
qft	446	435	†	**307**‡	209	2
qnn	1517	1571	†	**926**‡	448	30
random	11040	11628	†	†	572	3538
qpeexact	526	620	†	**331**‡	239	16
qaoa	1122	1650	1505	**1086**‡	303	15
multiplier	3501	3437	3055	†	192	1531
gmean, n=9	**484.9**	537.9				
gmean, n=4 of 9	**166.6**		173.3			
gmean, n=7 of 9	233.9			**183.8**		

horizon is free to move. PORTER+R gains 9.5% over PORTER on DSABRE's layout (175.2 → 158.5) and 6.8% on both the others (174.9 → 163.0, 166.4 → 155.2), overtaking DSABRE's own protocol from all three at seven routes to its nine.

C. RQ3: Mechanism Ablation

Question: what does each mechanism contribute on its own? *Held fixed:* the initial layout, the lookahead horizon and every other parameter; exactly one mechanism is disabled per column. *Metric:* EPR and completion.

Table IV disables each mechanism on the 80-qubit suite, holding layout, horizon and every other parameter fixed; Appendix G gives the per-action counts. Every column is one forward pass at the configured horizon, so Full is that pass, not Table II's selected route. What each column asks is whether its mechanism earns its place.

Packets. Disabling TELEGATEPACKET makes every shared-control remote CX pay per gate, costing 10.9% EPR and tracking the packet count: +47% on QAOA (303 packets), +40% on AE. QFT and Multiplier move the other way, both telegate-heavy and packet-light, where packet formation displaces a better teleport plan. Read alone the column favours the primitive; the next qualifies it.

TELEDATA only. This column is two configurations. *Strict removal* of the TELEGATE family is the one-factor ablation, and it fails on all but two rows: the TELEGATE is the only remote action needing no free *data* slot, since its cat copy occupies the target-side communication qubit instead of displacing a logical qubit, so it alone is not gated on $\mathrm{free}(c) \geq f_{\min}$. Without it a front of adjacent remote CXs

TABLE V
SCALE-UP SUITE: QFT AND QPEEXACT AT 100, 200 AND 360 LOGICAL QUBITS, EPR PAIRS, EACH COMPILER UNDER ITS OWN LAYOUT AND PROTOCOL. ARCHITECTURES FOLLOW DSABRE'S SCALABILITY PROTOCOL (5×5 CORES, $K = 6 \to 12 \to 20$), READ FROM ITS OWN DEVICE FILES; OUR DSABRE COLUMN REPRODUCES ITS PUBLISHED SERIES [11] (201/246/766/896/1890/1938). "t" IS COMPLETE PROTOCOL TIME: NINE ROUTES FOR DSABRE, THREE FOR PORTER, WHICH SELECTS L_{tp}=128 ON ALL SIX. `PYTKET-DQC` IS OMITTED — ITS PARTITIONER DOES NOT FINISH AT THESE WIDTHS. LOWER IS BETTER.

		architecture			DSABRE		PORTER	
Circuit	CX	n	P	K	EPR	t	EPR	t
QFT	3,420	100	150	6	200	3.6	**198**	2.8
QPEexact	3,579	100	150	6	246	4.3	**200**	2.2
QFT	7,220	200	300	12	765	13.9	**579**	9.5
QPEexact	7,579	200	300	12	896	13.9	**528**	8.9
QFT	13,300	360	500	20	1890	53.9	**1156**	19.5
QPEexact	13,979	360	500	20	1938	83.1	**1224**	33.1
gmean (6)					705.7	15.4	**507.7**	**8.4**

TABLE VI
THE NINE-CIRCUIT 64-QUBIT SUITE ON FOUR IBM 27-QUBIT HEAVY-HEX CORES (108 PHYSICAL), WIRED AS A *ring* (ALL CORES DEGREE 2) AND A *star* (CORE 0 A HUB EVERY ROUTE CROSSES). GEOMETRIC-MEAN EPR; BOTH COMPILERS COMPLETE ALL EIGHTEEN INSTANCES. THE LAST COLUMN IS THE FIXED-LAYOUT CONTROL — PORTER ROUTING DSABRE'S OWN `SABRELAYOUT` CANDIDATES, SO ONLY THE ROUTING LOOP DIFFERS. PER-CIRCUIT ROWS ARE IN APPENDIX H.

		PORTER	
Core graph	DSABRE	own layout	DSABRE's layout
ring (9)	85.2	86.1	**82.9**
star (9)	101.1	122.3	**98.5**

whose destinations all sit at $f_{\min}$ has an empty plan set. The TELEGATE earns its place on *completion*, then, not on termination, which the guards of Section III-H give either way.

The vocabulary variant (‡) also feeds adjacent-blocked candidates to the relief BFS, recovering every row but Random. That tier leaves the full configuration EPR-identical, so what it isolates is vocabulary and not relief — though it is no longer a strict ablation. On that basis teleport-only is 21.4% cheaper and never dearer on a circuit it completes; on four of the five rows where all three complete, TELEDATA only < Full < No packets, QFT excepted as in the packets column. Packets beat the single telegates they degrade into, but pure teleportation beats both. Section VI reads this as a currency mismatch in the plan comparator, not a verdict on packets. It also answers DSABRE's open question: it chose teledata-only by measurement, leaving grouping untested, and grouping closes the per-EPR gap without justifying pairs that teleporting would have spent better.

Capacity relief. Disabling both tiers costs completion, not EPR pairs. Five of the nine circuits fail outright: with every destination below $f_{\min}$ and no way to drain qubits toward reservoirs, no legal remote plan remains. Where routing completes it saves only 4.0%, and Multiplier is cheaper without it, so the opportunistic tier can overpay where congestion would have cleared itself: relief earns its place on completion, not on cost. With both tiers on no instance here reached the deadlock path of Section III-H; with both off, five did — a statement about these instances, not a guarantee.

D. RQ4: Scale-Up on QFT and QPEexact to 360 Logical Qubits

Question: do the RQ1 and RQ2 answers hold as circuit width and core count grow together? *Held fixed:* DSABRE's own scalability architectures and circuit files. *Metric:* geometric-mean EPR and complete compile time.

Every result so far is at 108 physical qubits or fewer. Table V takes the two circuit families that exist at 100, 200 and 360 logical qubits onto DSABRE's scalability series: 5×5 cores throughout, core count $6 \to 12 \to 20$, so occupancy stays roughly constant while the core graph grows and inter-core traffic with it — DSABRE's own cost rises $200 \to 765 \to 1{,}890$ on QFT.

PORTER uses fewer EPR pairs than DSABRE on all six instances, by a widening margin: 0.90× at 100 logical qubits, 0.67× at 200, 0.62× at 360, for 0.72× overall. It does so at 0.54× DSABRE's complete compile cost (8.4 s against 15.4 s), routing three times where DSABRE routes nine.

E. RQ4: Heavy-Hex Cores and Non-Grid Core Graphs

Question: how much of the foregoing depends on square cores wired in a grid? *Held fixed:* the 64-qubit circuit suite and the physical-qubit count; the core shape and core graph change. *Metric:* geometric-mean EPR and win/loss counts.

We adopt DSABRE's non-grid experiment [11]: the same nine-circuit 64-qubit suite on four IBM 27-qubit heavy-hex tiles. Two things change at once — the *core* becomes irregular (degrees over $\{1, 2, 3\}$, six degree-1 leaves, diameter 12 against a 4×4 grid's 6) and the *core graph* is either a ring, every core of degree 2, or a star with core 0 a hub. Neither compiler is specialised for a heavy-hex tile, and both are given the identical device.

The core graph matters more than the core shape. On the ring (Table VI) the two compilers are within 1% of one another, 86.1 against 85.2: doubling the intra-core diameter and replacing degree-4 interiors with degree-1 leaves disturbs neither. The star does. There PORTER trails by 21%, 122.3 against 101.1, winning two of nine. The core shape is the same in both rows; only the core graph differs.

The initial layout is the dominant observed source of the star gap. The last column of Table VI holds the routing loop against DSABRE's own `SabreLayout` candidates: routed from those, PORTER overtakes DSABRE on *both* core graphs — 82.9 against 85.2 on the ring, 98.5 against 101.1 on the star — and the reversal is larger on the topology it loses under its own layout. The cause is in the layout, and it is specific to the star: PORTER reserves $f_{\min}$ in every core, treating cores as interchangeable, which they are on a grid and a ring and are not where one core is a hub every route must cross. On star Multiplier that reservation opens with free counts $(2, 2, 13, 27)$, the hub pinned at the floor while a whole core sits empty.

TABLE VII
PROTOCOL TRADE-OFF OVER ALL 24 INSTANCES. "ROUTES" COUNTS ROUTING PASSES; TIMES ARE COMPLETE COMPILE COSTS (GMEAN PER INSTANCE). A THIRD SCHEDULE, WHICH ALSO SEARCHES THE LAYOUT DISCOUNT γ, IS REPORTED IN APPENDIX J.

Protocol	routes	EPR	vs. DSABRE	time (s)	vs. DSABRE
DSABRE	9	171.9	1.00	1.38	1.00
PORTER	3	174.9	1.02	1.25	**0.91**
PORTER+R	7	**163.0**	**0.95**	3.22	2.34

This bounds the layout reading rather than extending it: up to 108 physical qubits, across two core shapes and three core graphs, the initial layout separates the two compilers and controlling it erases the difference — a bound that the scale-up series of Section V-D, where the same control does not help, keeps from being read as a general one.

F. The EPR/Time Operating Frontier

Table VII places PORTER's operating points (Section IV-E) against DSABRE, pooled over all twenty-four instances. Each is the previous one plus a search: PORTER selects the horizon and PORTER+R refines backward from the route it selects. Because each schedule contains the one before it and keeps the best result by EPR, the column is monotone by construction, and neither can report more EPR than routing once at the configured horizon.

The trade is time against EPR pairs. PORTER costs $1.02\times$ DSABRE's EPR at $0.91\times$ its compile time; refinement takes the lead at $0.95\times$ the EPR for $2.34\times$ the time, on seven routes against DSABRE's nine.

All times are *complete* compile costs — layout generation plus every route over every candidate, not the winning route alone — and PORTER's advantage there is in the count of routes, not their price. Pooled over all twenty-four PORTER is slightly ahead at $0.91\times$, and at $1.02\times$ DSABRE's EPR the cheap operating point remains PORTER's.

VI. DISCUSSION AND FUTURE WORK

The two compilers are complementary, and a portfolio beats either. PORTER wins ten of the twenty-four instances against DSABRE and loses twelve, PORTER+R eleven and eleven (Table II), so neither dominates instance by instance even though their pooled means differ by only 2% (174.9 against 171.9). Taking the lower EPR count of the two per instance gives 155.9, a 9.3% reduction on the better of them, and 152.1 with PORTER+R in place of PORTER, 11.6% below DSABRE. The gain is largest where the two disagree most — 16.3% at 80 qubits against 2.5% at 64 — and it is not an artefact of the two cheapest families: over the eighteen instances excluding GHZ and Graphstate it is still 8.0% and 9.0%.

That gap is what the pooled figure conceals, and it is the clearest evidence that the two designs are not interchangeable: a compiler that merely re-derived DSABRE's decisions by another route would leave a portfolio with nothing to choose between. A 9–12% gain instead means the plan-oriented stage, the relief tiers and the horizon reach circuits DSABRE's hop-granular, fixed-horizon loop does not — 80-qubit Multiplier at 2,411 pairs against 4,841, 80-qubit QPEexact at 291 against 347 — while DSABRE reaches others. It is a property of the pair rather than of either compiler: it costs both routes ($2.1\times$ DSABRE's compile time, twelve routes to nine), and no rule we tested predicts the winner in advance.

Why TELEDATA-only can beat the full action set. Packets beat the single telegates they degrade into, yet a vocabulary with gate teleportation removed altogether — TELEDATA and nothing else — uses no more EPR pairs than the full action set on any 80-qubit circuit it completes, and fewer on most. The cause is a currency mismatch in the scorer: a packet's gain counts remote CX gates resolved immediately, a TELEDATA plan's a sum of core-distance reductions discounted over a bounded horizon. Nothing establishes the two are commensurate, and where a teleport repays past the horizon the comparator cannot see it. That is evidence the mismatch costs pairs at scale, not that spreading one pair over a run of gates is a bad idea.

A. Future Work

On the compiler itself. Four openings, the first of which is a completion guarantee to match DSABRE's. The obvious route is to adopt its recovery wholesale, and the capacity half of that is nearly in place already: both compilers treat free slots as a legality condition with the same floor of two, and both manufacture a slot by a breadth-first search for a reservoir (Section VII). What DSABRE has that PORTER lacks is atomicity — it relays the whole chain as one all-or-nothing transaction, so the state after recovery is legal by construction, where PORTER re-plans each hop and scores it with the ordinary plan machinery. That difference is not free to give up: scoring relief like any other plan is what lets the opportunistic tier compete with normal work at all (Section III-G), and an atomic drain would remove that. It also would not buy what is missing. PORTER never reaches the capacity deadlock DSABRE's proof rules out — with both relief tiers on, no instance in this evaluation does — and the one failure we do observe is a local-SWAP livelock, on heavy-hex star Multiplier at a fixed horizon, with capacity healthy throughout and the EPR count frozen. A guarantee for PORTER therefore needs a progress argument for the intra-core stage, which is where it actually stalls, rather than a stronger capacity transaction. One configuration is worth trying first, because two of our results point at it together: DSABRE's proof is for a teleport-only router, and a teleport-only vocabulary is also the cheapest one we measured at 80 qubits. A PORTER restricted to TELEDATA — keeping the plan scoring, the relief tiers and horizon selection, dropping the TELEGATE family — is therefore both where the guarantee is likeliest to transfer and where the vocabulary result says the pairs are. It would not come for free: that configuration completes twenty-one of the twenty-four instances here, failing 64-qubit Random and 80-qubit Multiplier and Random.

The other three: a horizon that scales with the core count K rather than being chosen by trial — L_{tp} is an absolute gate

count, so a plan at twenty cores is scored over proportionally less of the circuit than at four, and every scale-up instance selects the longest candidate offered, which suggests the candidate set rather than the selection rule is what binds there. An out-of-sample validation of that rule, fitted on the corpus it is measured on. And a comparator that weighs a resolved gate against a latent distance reduction on one scale, which the vocabulary result above indicates the present one does not.

Beyond EPR count. The trace PORTER emits is unscheduled, so a lower pair count does not by itself imply a shorter makespan or a higher-fidelity result. A scheduling pass should batch inter-core actions whose links, ports and preparation SWAPs do not conflict, and account for entanglement-generation rate, storage lifetime and gate error [13], [14]; the objective should stay multi-objective, since pair count, depth and fidelity trade off in hardware-dependent ways. Lifetime bears on PORTER in particular: a packet holds one cat resource open across a whole run, so a lifetime bound caps packet length in a way our cost model does not, and the vocabulary result above would have to be re-read under it.

Richer interconnects. Every device evaluated here gives adjacent cores a single link and each core one to four ports. Widening that is the free variable: a second link turns an occupied port from an obstacle into an alternative, relieving preparation cost first, and it interacts with the capacity discipline, since more ports mean more ways to spend and to recover a free slot. Where the return on added links falls off against their hardware cost is a question for interconnect co-design.

VII. Related Work

TeleSABRE [10] is the published state of the art for this cost model, supporting teledata and gate teleportation on SABRE's extended-set scoring. The two differ chiefly in decision structure. TeleSABRE scores inter-core candidates through a contracted-communication-graph Dijkstra energy folding staging cost and lookahead into one value, and pools those candidates with local SWAPs, taking the global minimum each iteration. PORTER keeps local work strictly ahead of inter-core work, scores whole plans independently of preparation cost, generates preparation SWAPs only for the plan it commits to, adds the packet primitive, and treats capacity as a legality condition with its own relief search rather than as TeleSABRE's safety-valve cap.

dSABRE [11] attacks the same problem and is a close relative. Both dSABRE and PORTER rank moves by SABRE's front-plus-lookahead Δ score, both are strictly locality-first, scoring an inter-core candidate only once no front gate is intra-core, both promote capacity from a scoring penalty to a legality condition with the same floor of two free slots, and both manufacture capacity by relaying a free slot from a reservoir along a BFS path rather than evicting arbitrarily. Four differences remain: PORTER's action vocabulary is larger; its unit of commitment is a whole plan rather than one hop; preparation cost enters as a tiebreaker rather than additively; and its initial layout is one deterministic construction rather than a best-of-N search. A fifth is a gap rather than a design choice, and it runs dSABRE's way: its safe mode carries a termination-with-success proof under stated architectural hypotheses, so it guarantees *completion*, where PORTER guarantees only correctness and termination by construction (Section III-H) and has completion empirically, no instance in this evaluation being left unrouted.

Other approaches. Partition-first compilers assign qubits to cores by hypergraph or community partitioning [15]–[17] and route the residue; `pytket-dqc` [16] is the mature representative, compared against in Appendix B under the caveat that its e-bit unit assumes long-lived entanglement and different communication memory. AutoComm [8] identifies gate sequences that can share one entangled resource, which PORTER's packet applies inside the routing loop rather than as a pre-pass (Section II-C). SABRE [12] supplies the scoring skeleton all three inherit.

Table VIII places these systems on the axes that matter here.

VIII. Conclusion

PORTER is a deterministic DQC compiler built on a plan-oriented remote stage: it scores a complete inter-core action on the gate progress it buys, before any preparation SWAP for it exists, and commits before preparing. Around that it places a capacity discipline with two relief tiers, a deterministic initial layout, and a per-circuit choice of teleport-lookahead horizon.

Three conclusions are supported. First, on the evaluated MQT-Bench suites PORTER uses substantially fewer ($> 40\%$) EPR pairs than published TeleSABRE and completes all twenty-four instances, including the seven on which TeleSABRE does not converge. Second, against dSABRE it is competitive at the sizes both target, $1.02\times$ its pooled EPR at $0.91\times$ its compile time under each compiler's own protocol, and its advantage grows with the machine, reaching $0.72\times$ on the 100–360-qubit scale-up series. Third, the ablations attribute these results rather than leaving them to the system as a whole: capacity relief is what lets a deterministic-greedy design complete in practice, the initial layout dominates the difference between the two compilers at the sizes both target, and the lookahead horizon is what carries PORTER past dSABRE as the machine grows. The two compilers also prove complementary rather than ranked: neither wins more than eleven of the twenty-four instances, and taking the better of

TABLE VIII
Design axes of the compilers discussed here. "Commitment" is the unit a scoring decision is taken over. `pytket-dqc` is partition-first and does not route with these primitives, so several axes do not apply.

	TeleSABRE	dSABRE	pytket-dqc	PORTER
Paradigm	online	online	partition-first	online
Primitives	data, gate	data	(e-bit)	data, gate, packet
Local/remote	one pool	staged	—	staged
Commitment	one move	one hop	whole plan	whole plan
Prep. cost	in score	in score	—	tie-break
Layout	Hungarian, 3 seeds	SabreLayout, 3 seeds	hypergraph partition	one deterministic
Capacity	cap	legality + relay	partition	legality + relief
Termination	—	with-success proof	—	correct, terminates
Metric	EPR	EPR	e-bits	EPR

the two per instance reaches 11.6% below DSABRE alone (Section VI).

ACKNOWLEDGMENTS

This work was partially supported by the Natural Science Foundation of China (Grant No. 12471437). The authors used Anthropic's Claude (via Claude Code) to assist with the PORTER implementation, the replay verifier and comparison harness, and the drafting of this manuscript. All AI-generated content was reviewed and verified by the authors, who take full responsibility for the correctness and originality of the work.

REFERENCES

[1] D. Cuomo, M. Caleffi, and A. S. Cacciapuoti, "Towards a distributed quantum computing ecosystem," *IET Quantum Communication*, vol. 1, no. 1, pp. 3–8, 2020.

[2] P. Escofet, A. Ovide, M. Bandic, L. Prielinger, C. G. Almudever, S. Feld, E. Alarcón, and S. Abadal, "Revisiting the mapping of quantum circuits: Entering the multi-core era," *ACM Transactions on Quantum Computing*, 2024, arXiv:2403.17205.

[3] L. J. Stephenson, D. P. Nadlinger, B. C. Nichol, S. An, P. Drmota, T. G. Ballance, K. Thirumalai, J. F. Goodwin, D. M. Lucas, and C. J. Ballance, "High-rate, high-fidelity entanglement of qubits across an elementary quantum network," *Physical Review Letters*, vol. 124, no. 11, p. 110501, 2020.

[4] S. Daiss, S. Langenfeld, S. Welte, E. Distante, P. Thomas, L. Hartung, O. Morin, and G. Rempe, "A quantum-logic gate between distant quantum-network modules," *Science*, vol. 371, no. 6529, pp. 614–617, 2021.

[5] C. H. Bennett, G. Brassard, C. Crépeau, R. Jozsa, A. Peres, and W. K. Wootters, "Teleporting an unknown quantum state via dual classical and Einstein-Podolsky-Rosen channels," *Physical Review Letters*, vol. 70, no. 13, pp. 1895–1899, 1993.

[6] J. Eisert, K. Jacobs, P. Papadopoulos, and M. B. Plenio, "Optimal local implementation of nonlocal quantum gates," *Physical Review A*, vol. 62, no. 5, p. 052317, 2000.

[7] A. Yimsiriwattana and S. J. Lomonaco Jr., "Generalized GHZ states and distributed quantum computing," *arXiv preprint quant-ph/0402148*, 2004.

[8] A. Wu, H. Zhang, G. Li, A. Shabani, Y. Xie, and Y. Ding, "AutoComm: A framework for enabling efficient communication in distributed quantum programs," in *Proceedings of the 55th IEEE/ACM International Symposium on Microarchitecture (MICRO)*, 2022, arXiv:2207.11674.

[9] N. Quetschlich, L. Burgholzer, and R. Wille, "MQT Bench: Benchmarking software and design automation tools for quantum computing," *Quantum*, vol. 7, p. 1062, 2023.

[10] E. Russo, E. Vinciguerra, M. Palesi, D. Patti, G. Ascia, and V. Catania, "TeleSABRE: Heuristic layout synthesis in multi-core quantum systems with teleport interconnect," in *Proceedings of the IEEE International Conference on Quantum Computing and Engineering (QCE)*, 2025, pp. 749–758, arXiv:2505.08928. Code: https://github.com/Haimrich/telesabre.

[11] S. Li, "dSABRE: A SABRE-style router for multi-core distributed quantum computers," 2026, manuscript, Centre for Quantum Software and Information, University of Technology Sydney. Code: https://github.com/ebony72/dsabre.

[12] G. Li, Y. Ding, and Y. Xie, "Tackling the qubit mapping problem for NISQ-era quantum devices," in *Proceedings of the 24th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)*, 2019, pp. 1001–1014.

[13] J. M. Baker, C. Duckering, A. Hoover, and F. T. Chong, "Time-sliced quantum circuit partitioning for modular architectures," in *Proceedings of the 17th ACM International Conference on Computing Frontiers (CF)*, 2020, pp. 98–107.

[14] D. Ferrari, A. S. Cacciapuoti, M. Amoretti, and M. Caleffi, "Compiler design for distributed quantum computing," *IEEE Transactions on Quantum Engineering*, vol. 2, pp. 1–20, 2021.

[15] P. Escofet, M. Bandic, C. G. Almudever, and S. Feld, "HQA: A hungarian-based qubit assignment for multi-core quantum computers," in *Proceedings of the IEEE Quantum Software Conference*, 2023.

[16] P. Andres-Martinez, D. Mills, T. Forrer, and L. Henaut, "CQCL/pytket-dqc," https://github.com/CQCL/pytket-dqc, Jun. 2024.

[17] O. Daei, K. Navi, and M. Zomorodi-Moghadam, "Optimized quantum circuit partitioning," in *International Journal of Theoretical Physics*, vol. 59, 2020, pp. 3804–3820.



Sanjiang Li received his B.Sc. in mathematics from Shaanxi Normal University in 1996 and his Ph.D. in mathematics from Sichuan University in 2001. He is currently a professor at the Centre for Quantum Software and Information at the University of Technology Sydney (UTS). Prior to joining UTS, he worked in the Department of Computer Science and Technology at Tsinghua University from 2001 to 2008. His primary research interests include knowledge representation, artificial intelligence, and quantum circuit compilation.