ISTANBUL TECHNICAL UNIVERSITY COMPUTER ENGINEERING DEPARTMENT

BLG 242E DIGITAL CIRCUITS LABORATORY EXPERIMENT REPORT 8

EXPERIMENT NO : 7

EXPERIMENT DATE : 04.06.2020

LAB SESSION : FRIDAY - 13.30

GROUP NO : G11

GROUP MEMBERS:

150180064 : MELİS & GÜNŞEBER

150170043 : EBRAR & ÖMER

SPRING 2020

Contents

FRONT COVER

CONTENTS

1	INT	FRODUCTION [10 points]	1
2	MATERIALS AND METHODS [40 points]		
	2.1	PART 1	1
	2.2	PART 2	4
	2.3	PART 3	6
	2.4	PART 4	7
3	RESULTS [15 points]		
	3.1	Simulation Codes for Part 1	9
			10
	3.2	Simulation Codes for Part 2	10
			10
	3.3	Simulation Codes for Part 3	10
			10
	3.4	Simulation Codes for Part 4	11
			11
4	DIS	SCUSSION [25 points]	11
5	CO	NCLUSION [10 points]	11

1 INTRODUCTION [10 points]

In this experiment we implemented a toy single cycle CPU with Verilog. First we designed a decoder a multiplexer and a register for using them in other parts. Then we combined the decoder and registers to design a register file. After that we implemented ALU with the given operations for each value. At last we combined the register file and the ALU.

2 MATERIALS AND METHODS [40 points]

2.1 PART 1

In the first part we implemented a 3:8 decoder a 8:1 multiplexer and an 8 bit register. In decoder has an enable input which works with positive logic. The 8-bit register has an enable and a negedge reset input.

Design Code

```
module decoder (
        input [2:0] in,
        input En,
3
        output reg [7:0] out
4
5
6
   always@(in or En)
        begin
            if (En) begin
8
             out = 8 ' d0;
9
10
              case (in)
                   3'b000: out[0]=1'b1;
11
                   3'b001: out[1]=1'b1;
                   3'b010: out[2]=1'b1;
13
                   3'b011: out[3]=1'b1;
14
                   3'b100: out[4]=1'b1;
15
                   3'b101: out[5]=1'b1;
16
17
                   3'b110: out[6]=1'b1;
                   3'b111: out[7]=1'b1;
18
                   default: out=8'd0;
19
20
               endcase
          end
21
22
   else
23
   out = 8 'd0;
   end
24
25
   endmodule
26
27
   odule mux(
28
        input [7:0] In1,
        input [7:0] In2,
29
        input [7:0] In3,
30
        input [7:0] In4,
31
```

```
input [7:0] In5,
32
       input [7:0] In6,
       input [7:0] In7,
34
       input [7:0] In8,
35
       input [2:0] sel,
36
       output reg [7:0] Out
37
  always @ (In1 or In2 or In3 or In4 or In5 or In6 or In7 or In8 or sel)
39
40 begin
41
   case (sel)
     3'b000 : Out = In1;
42
     3'b001 : Out = In2;
     3'b010 : Out = In3;
44
     3'b011 : Out = In4;
45
     3'b100 : Out = In5;
     3'b101 : Out = In6;
47
     3'b110 : Out = In7;
    3'b111 : Out = In8;
49
   default : Out = 8'bx;
50
    endcase
52
53 end
54
  endmodule
55
  module register(
57
      input En,
58
      input Reset,
      input CLK,
60
       input [7:0] Rin,
61
62
       output reg [7:0] Rout
63
65 always @(posedge CLK or negedge Reset )
66 if (En & Reset)
67 Rout = Rin;
68 else if("Reset)
69 Rout = 8'd0;
70 endmodule
```

Testbench Code

```
1 module decoder_tb;
2 wire [7:0] out;
3 reg en;
4 reg [2:0] in;
5 integer i;
7 decoder dut(in,en,out);
9 initial begin
    for ( i=0; i<16; i=i+1)
10
          begin
11
             \{en,in\} = i;
12
               #1;
13
14
           end
15 end
```

```
16 endmodule
18 module mux8to1_tb;
   reg [2:0] Sel;
19
   reg [7:0] In1;
20
   reg [7:0] In2;
^{21}
   reg [7:0] In3;
   reg [7:0] In4;
23
    reg [7:0] In5;
^{24}
25
    reg [7:0] In6;
   reg [7:0] In7;
26
   reg [7:0] In8;
27
   wire [7:0] Out;
28
    reg [2:0] count = 3'd0;
29
31
32
   mux uut(In1,In2,In3,In4,In5, In6,In7,In8,Sel,Out);
33
   initial begin
34
35
     Sel = 0;
     In1 = 0;
36
     In2 = 0;
37
     In3 = 0;
38
     In4 = 0;
39
     In5 = 0;
     In6 = 0;
41
     In7 = 0;
42
43
     In8 = 0;
     #100:
44
     Sel = 3'd0;
45
46
     In1 = 8'd0;
     In2 = 8'd1;
47
     In3 = 8'd2;
     In4 = 8'd3;
49
     In5 = 8'd4;
50
     In6 = 8'd5;
51
     In7 = 8'd6;
52
     In8 = 8'd7;
     for (count = 0; count < 8; count = count + 1'b1)</pre>
54
     begin
55
56
      Sel = count;
      #20;
57
     end
   end
59
   endmodule
60
   module register_Test();
62
63
      reg clk;
64
       reg en, reset;
       reg [7:0] Rin;
65
       wire [7:0] Rout;
66
       register uut(en,reset,clk,Rin,Rout);
67
       initial begin
68
       reset=1; clk=0; #50;
69
       reset=0; clk=1; #50;
70
       clk=0;#50;
71
```

```
72
        clk=1; en=1; reset =1; Rin=8'd0; #50;
73
        clk=1;
                Rin=8'd1; #50;
74
        clk=0; #50;
75
                Rin=8'd2; #50;
        clk=1;
76
        clk=0; #50;
77
        clk=1; Rin=8'd3; #50;
78
        clk=0; #50;
79
80
        reset=0; clk=1; #50;
81
        clk=0; #50;
        clk=1; reset=1; Rin=8'd4; #50;
82
        clk=0; #50;
83
        clk=1; Rin=8'd5; #50;
84
        clk=0; #50;
85
        end
86
   endmodule
87
```

2.2 PART 2

In this part we implemented a register file with using 7 registers and a decoder. This way for the CPU this implementation chooses the given register with the help of the decoder and load the data input in the register with a clock signal. When reset goes from 1 to 0 the output is zero.




Figure 1: Logism Design for the Register File

Design Code

```
module part2(
2
       input [2:0] dst,
       input 1d,
3
       input clk,
4
       input rst,
       input [7:0] dataIn,
6
       output [7:0] regOut_0,
       output [7:0] regOut_1,
8
       output [7:0] regOut_2,
9
       output [7:0] regOut_3,
10
       output [7:0] regOut_4,
11
               [7:0] regOut_5,
12
       output
       output [7:0] regOut_6
13
       );
14
       wire [7:0] doutput;
15
       decoder dec(dst,ld,doutput);
16
17
18
       register r0(doutput[0],rst,clk,dataIn,regOut_0);
       register r1(doutput[1],rst,clk,dataIn,regOut_1);
19
       register r2(doutput[2],rst,clk,dataIn,regOut_2);
20
       register r3(doutput[3],rst,clk,dataIn,regOut_3);
21
       register r4(doutput[4],rst,clk,dataIn,regOut_4);
22
       register r5(doutput[5], rst, clk, dataIn, regOut_5);
       register r6(doutput[6],rst,clk,dataIn,regOut_6);
24
   endmodule
```

Testbench Code

```
1
   module part2_test();
       reg [2:0] dst;
2
       reg ld, clk, rst;
3
       reg [7:0] dataIn;
       wire [7:0] regOut_0,regOut_1,regOut_2,regOut_3, regOut_4, regOut_5, regOut_6;
5
       part2 uut(dst,ld,clk,rst,dataIn,regOut_0,regOut_1,regOut_2,regOut_3, regOut_4, regOut_5, regOut_6);
       initial begin
       rst=1; clk=0; #50;
       rst=0; clk=1; #50;
10
       clk=0; ld=1;#50;
11
       clk=1; rst =1; dataIn=8'b00000000; dst=3'b000; #50;
12
       clk=0; #50;
13
       clk=1; dataIn=8'b00000001;dst=3'b001; #50;
14
       clk=0; #50;
15
       clk=1; dataIn=8'b00000010;dst=3'b010; #50;
16
       clk=0; #50;
17
       rst=0; clk=1; #50;
18
19
       clk=0; #50;
       clk=1; rst=1; dataIn=8'b00000011;dst=3'b011; #50;
20
       clk=0; #50;
21
       clk=1; dataIn=8'b00000100;dst=3'b100; #50;
22
       clk=0; #50;
23
       clk=1; dataIn=8'b00000101;dst=3'b101; #50;
24
25
       clk=0; #50;
       clk=1; dataIn=8'b000000110;dst=3'b110; #50;
26
       clk=0; #50;
```

```
28 end29 endmodule
```

2.3 PART 3

In the third part we designed an Arithmetic logic Unit(ALU) that does the operations in the given table. We implemented the operations with using the operators dependent on the operation codes. When the output is zero there is a zero flag which becomes high. We implemented the zero flag like a D flip flop for storing the value. ALU have 2 inputs and an output with also an enable input.

Design Code

```
module Zero_flag(
        input D,
3
        output Q
        );
        assign Q=D;
   endmodule
6
   module part3(
        input [7:0] src1,
9
        input [7:0] src2,
10
        input en,
11
12
        input [2:0]Op,
        output reg zero,
13
        output reg [7:0] dst );
14
        wire z;
15
         always@(*)
16
^{17}
         begin
         if(en) begin
18
         case(Op)
19
            3'b000:
20
               dst = src1 + src2;
21
            3'b001:
22
               dst = src1 - src2;
23
            3'b010:
24
               dst = src1 << 1;
            3'b011:
26
27
               dst = src1;
            3'b100:
28
               dst = src1 & src2;
29
            3'b101:
30
               dst = src1 | src2;
31
            3'b110:
32
               dst = src1^src2;
33
            3'b111:
34
35
               dst = ~src1;
36
             default: dst =8'b0;
            endcase
37
        if (dst == 8 'b0) zero = 1;
        else zero=0;
39
        end
40
```

```
41 end
42 Zero_flag ze(zero,z);
43 endmodule
```

Testbench Code

```
module part3test();
1
2
        reg [7:0] src1, src2;
        reg en;
3
        reg [2:0] Op;
4
        wire zero;
5
        wire [7:0] dst;
6
        part3 uut(src1, src2,en,Op,zero,dst);
        initial begin
9
10
        en=0; src1=8'd4; src2=8'd5; Op=3'd0;#50;
        en=1;src1=8'd4;src2=8'd5; Op=3'd0;#50; //add
11
12
        en=1; src1=8'd10; src2=8'd10; Op=3'd1; #50;
13
14
        en=1; src1=8'd46; Op=3'd2; #50;
15
16
        en=1; src1=8'd10; Op=3'd3; #50;
17
18
        en=1; src1=8'b01010101; src2=8'b11110000; Op=3'd4; #50;
19
20
        en=1; src1=8'b01010101; src2=8'b11110000; Op=3'd5; #50;
21
22
        en=1; src1=8'b01010101; src2=8'b11110000; Op=3'd6; #50;
23
24
        en=1; src1=8'b11111111; Op=3'd7; #50;
25
        end
26
```

2.4 PART 4

In the fourth part we combined the ALU and register file. There is an instruction code for giving the inputs and the destination register the operation and the Z field. The Z field and the Z flag are the inputs of a NAND gate and when the output is 1 the instruction will be executed. With these steps we combined them all together and made a single cycle CPU which reads the instruction code and make the necessary operations with ALU and give the result to the right register.

Design Code

```
1 module part4(
2    input clk,
3    input rst,
4    input ld,
5    input [20:0] instruction ,
6    output [7:0] out
7   );
8
```

```
9 wire [7:0]dst;
10 wire [7:0] immediate; wire [7:0] src1; wire [7:0] src2; wire [2:0] op; wire z;
   wire [7:0] regOut_0, regOut_1, regOut_2, regOut_3, regOut_4, regOut_5, regOut_6;
12
   assign dst[0] = instruction[0];
13
14
   assign dst[1] = instruction[1];
   assign dst[2]=instruction[2];
15
16
17
   assign src2[0] = instruction[3];
   assign src2[1] = instruction[4];
18
   assign src2[2] = instruction[5];
19
21 assign src1[0] = instruction[6];
   assign src1[1] = instruction[7];
22
   assign src1[2] = instruction[8];
23
24
25 assign immediate[0]=instruction[9];
26 assign immediate[1]=instruction[10];
27 assign immediate[2]=instruction[11];
   assign immediate[3] = instruction[12];
29 assign immediate[4]=instruction[13];
30 assign immediate[5] = instruction[14];
31
   assign immediate[6] = instruction[15];
   assign immediate[7] = instruction[16];
32
   assign op[0] = instruction[17];
34
   assign op[1]=instruction[18];
   assign op[2] = instruction[19];
37
   assign z=instruction[20];
   wire en, zero;
39
   assign en=~(z&zero);
41
42 part2 regfile(dst,ld,clk,rst,out,regOut_0, regOut_1, regOut_2, regOut_3, regOut_4, regOut_5, regOut_6);
43
44 wire [7:0] mux1out;
45 \quad \texttt{mux} \quad \texttt{m1(regOut\_6,regOut\_5,regOut\_4,regOut\_3,regOut\_2,regOut\_1,regOut\_0,immediate,src1,mux1out)};
46 wire [7:0] mux2out;
47 mux m2(regOut_6,regOut_5,regOut_4,regOut_3,regOut_2,regOut_1,regOut_0,immediate,src2,mux2out);
49 part3 alu(mux1out, mux2out, en, op, zero, out);
50 endmodule
```

Testbench Code

```
1 module part4test();
2
       reg clk,rst,ld;
       reg [20:0] instruction ;
3
4
       wire [7:0] outAlu;
       part4 uut(clk,rst,ld,instruction,outAlu);
5
6
       initial begin
       clk=1; rst=1; #20; clk=1; rst=0; #20; clk=1; rst=1; #20;
       clk=0; ld=0; #20;
9
       clk=1; ld=1; instruction=21'b01010000000010101000; #50;
10
       clk=0; ld=0; #20;
11
       clk=1; ld=1; instruction=21'b00110010111111xxx110; #50;
```

```
13
       clk=0; ld=0; #20;
       clk=1; ld=1; instruction=21', b010010000000111010000; #50;
14
       clk=0; ld=0; #20;
15
       clk=1; ld=1; instruction=21'b101100000000111xxx010; #50;
       clk=0; ld=0; #20;
17
       clk=1; ld=1; instruction=21', b0011xxxxxxxx010xxx011; #50;
18
19
       clk=1; ld=1; instruction=21'b00001000000111010000; #50;
20
21
        clk=0; ld=0; #20;
22
       clk=1; ld=1; instruction=21'b101100000000111xxx010; #50;
       clk=0; ld=0; #20;
23
       clk=1; ld=1; instruction=21', b0011xxxxxxxxx010xxx011; #50;
       end
25
26
   endmodule
```

3 RESULTS [15 points]

3.1 Simulation Codes for Part 1



Figure 2: Simulation Code for 3:8 Decoder




Figure 3: Simulation Code for 8:1 Multiplexer




Figure 4: Simulation Code for 8-bit Register

In this part we observed the outputs of a decoder, multiplexer and a register as basic designs.

3.2 Simulation Codes for Part 2



Figure 5: Simulation Code for Register File

In this part we observed the given inputs in the selected registers.

3.3 Simulation Codes for Part 3




Figure 6: Simulation Code for ALU

In this part we observed an ALU with given operations. With 2 inputs we obtain an output with AND, OR, addition shift etc. operations.

3.4 Simulation Codes for Part 4




Figure 7: Simulation Code for the Single Cycle CPU




Figure 8: Simulation Code for the Single Cycle CPU

In this part we gave the given instruction codes and observed the outputs as it do the right operations with the immediate values or the values in the right registers.

4 DISCUSSION [25 points]

In this experiment we have implemented a single cycle CPU step by step. We used multiplexers and decoders to give the selected output and registers for storing the output. We use the arithmetic logic unit for making the arithmetical operations with the reg type parameters and when we combined the parts all together we obtained a CPU.

5 CONCLUSION [10 points]

In this experiment we learned how to make a basic CPU using Verilog and observed the results in the simulations. It was a bit hard for us to combine them all together without errors but at the end we had the correct results.