




MIPS32

32-bit Single Cycle MIPS Processor

Emirkan Burak Yılmaz



1. mips32: Consist of instruction memory, data memory and core.




Supported instructions are given below.

Instruction	Instruction Type
add	R
sub	R
mult	R
or	R
and	R
slt	R
jr	R
mfhi	R
mflo	R
addi	I
ori	I
andi	I
slti	I
lw	I
li	I
sw	I
beq	I
bne	I
j	J
jal	J

2. **core:** Contains register file, ALU and multiplexers for control signals.




3. **control_unit**: Produces control signals according to opcode and function field of the instruction.



The following table explains the control signals with their meaning.

Signal	Meaning
reg_dst	Selects rt (0) or rd (1) register for write register address
beq	Selects extended branch address for PC (ALU zero should be 1)
bne	Selects extended branch address for PC (ALU zero should be 0)
j	Selects extended immediate address value for PC
jr	Selects register rs content for PC
jal	Selects extended immediate address for PC and \$ra for destination register
li	Selects extended immediate value for destination register
hi_lo_write	Write the multiplication result into hi and lo registers
from_hi_lo	Selects the hi or lo register content for destination register
sel_hi_lo	Selects register hi (1) or lo (0) content for destination register
reg_write	Enables write for register file
alu_ctr	Selects ALU operation
alu_src	Select extended immediate value (1) or rt register content (0)
mem_read	Enables read for data memory
mem_write	Enables write for data memory
mem_to_reg	Select the data comes from memory for destination register

4. **alu**: Provides arithmetic and logical operations and desired operation is selected by the control signal **alu_ctr**.



alu_ctr	Operation
000	ADD
001	SUB
010	MULT
011	AND
100	OR
101	SLT
110	SRL
111	SLL

instruction	ALU Operation
add, addi	ADD
sub	SUB
mult	MULT
and	AND
or	OR
sll	SLL
srl	SRL
mflo	X
mfhi	X
li	X
lw	ADD
sw	ADD
beq, bne	SUB
slt, slti	SUB
j, jr, jal	X

5. Testbench and Simulation

The value of the parameters displayed in hex radix. The below table explains the parameters that is used on the simulation.

Parameter	Explanation
<code>_reg_write_data</code>	The data written to destination register. It could be ALU result, extended immediate or data that read from memory
<code>_alu_a</code>	First input of ALU (register rs)
<code>_alu_b</code>	Second input of ALU (register rt or extended immediate)
<code>_instr</code>	Instruction
<code>_pc</code>	Program Counter

The content of memory initialization files (data.mem, instr.mem, reg.mem) are shown here. To simulate the testbench, make sure the correct path for initialization file is provided for the `instr_memory`, `data_memory` and `register_file` modules.

The screenshot shows three memory initialization files in a text editor:

- data.mem:** Contains 32 lines of memory addresses (1 to 31) and their corresponding hex values. The values are mostly 00000000, with some non-zero values at addresses 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, and 32.
- reg.mem:** Contains 32 lines of register addresses (1 to 31) and their corresponding hex values. The values are mostly 00000000, with some non-zero values at addresses 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, and 32.
- instr.mem:** Contains 32 lines of instructions (1 to 31) and their corresponding hex values. The instructions are mostly 00000000, with some non-zero values at addresses 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, and 32.

Test case consist of loops and first one is happened between PC of 2 and 4. After that loop is finished, the jump instruction goes address 4 and whole process started again. ModelSim simulation results for the testbench file `mips32_tb` are provided below.



