

## Generic Timer Module (GTM)

**Table 17** FIFO Interrupt Signals (cont'd)

Signal	Description
<i>FIFO[i]_CH[x]_LOWER_WM</i>	Indicating FIFO x (x:0...7) reached lower watermark.
<i>FIFO[i]_CH[x]_UPPER_WM</i>	Indicating FIFO x (x:0...7) reached upper watermark.

### 28.7.4 FIFO Configuration Register Overview

**Table 18** FIFO Configuration Register Overview

Register Name	Description	see Page
FIFO[i]_CH[z]_CTR	FIFOi channel z control register	<a href="#">84</a>
FIFO[i]_CH[z]_END_ADDR	FIFOi channel z end address register	<a href="#">85</a>
FIFO[i]_CH[z]_START_ADDR	FIFOi channel z start address register	<a href="#">85</a>
FIFO[i]_CH[z]_UPPER_WM	FIFOi channel z upper watermark register	<a href="#">86</a>
FIFO[i]_CH[z]_LOWER_WM	FIFOi channel z lower watermark register	<a href="#">86</a>
FIFO[i]_CH[z]_STATUS	FIFOi channel z status register	<a href="#">87</a>
FIFO[i]_CH[z]_FILL_LEVEL	FIFOi channel z fill level register	<a href="#">88</a>
FIFO[i]_CH[z]_WR_PTR	FIFOi channel z write pointer register	<a href="#">88</a>
FIFO[i]_CH[z]_RD_PTR	FIFOi channel z read pointer register	<a href="#">89</a>
FIFO[i]_CH[z]_IRQ_NOTIFY	FIFOi channel z interrupt notification register	<a href="#">90</a>
FIFO[i]_CH[z]_IRQ_EN	FIFOi channel z interrupt enable register	<a href="#">91</a>
FIFO[i]_CH[z]_EIRQ_EN	FIFOi channel z error interrupt enable register	<a href="#">94</a>
FIFO[i]_CH[z]_IRQ_FORCINT	FIFOi channel z force interrupt register	<a href="#">92</a>
FIFO[i]_CH[z]_IRQ_MODE	FIFOi channel z interrupt mode control register	<a href="#">93</a>