

Generic Timer Module (GTM)

28.2 Overview

GTM Kernel Architecture




Figure 5 GTM Architecture Block Diagram

28.3 Generic Timer Module (GTM)

This document is based on the following GTM specification of the Robert Bosch GmbH:

Version: release-v3.1.5.1-2016.03.24

Date: 24 March 2016

28.3.1 Overview

This document is the specification for the Generic Timer Module (GTM). It contains a module framework with submodules of different functionality. These sub-modules can be combined in a configurable manner to form a complex timer module that serves different application domains and different classes within one application domain. Because of this scalability and configurability the timer is called generic.

The scalability and configurability is reached with an architecture philosophy where dedicated hardware sub-modules are located around a central routing unit (called Advanced Routing Unit (ARU)). The ARU can connect the sub-modules in a flexible manner. The connectivity is software programmable and can be configured during runtime.

Nevertheless, the GTM is designed to unload the CPU or a peripheral core from a high interrupt load. Most of the tasks inside the GTM can run -once setup by an external CPU- independent and in parallel to the software. There

AURIX™ TC3xx



Generic Timer Module (GTM)

may be special situations, where the CPU has to take action but the goal of the GTM design was to reduce these situations to a minimum.

The hardware sub-modules have dedicated functionality's, e.g. there are timer input modules where incoming signals can be captured and characterized together with a notion of time. By combination of several sub-modules through the ARU complex functions can be established. E.g. the signals characterized at an input module can be routed to a signal processing unit where an intermediate value about the incoming signal frequency can be calculated.

The modules that help to implement such complex functions are called *infrastructure components* further on. These components are present in all GTM variants. However, the number of these components may vary from device to device.

Other sub-modules have a more general architecture and can fulfill typical timer functions, e.g. there are PWM generation units. The third classes of sub-modules are those fulfilling a dedicated functionality for a certain application domain, e.g. the DPLL serves engine management applications. A fourth group of sub-modules is responsible for supporting the implementation of safety functions to fulfill a defined safety level. The module ICM is responsible for interrupt services and defines the fifth group.

Each GTM is build up therefore with sub-modules coming from those four groups. The application class is defined by the amount of components of those sub-modules integrated into the implemented GTM.



Generic Timer Module (GTM)

28.3.2 Document Structure

The structure of this document is motivated out of the aforementioned sub-module classes. **Section 28.4** describes the dedicated GTM implementation this specification is written for. It gives an overview about the implemented sub-modules.

The following sections Section 28.5 up to Section 28.12 deals with the so called infrastructure components for routing, clock management and common time base functions. Sections Section 28.13 to Section 28.16 describe the signal input and output modules while the following Section 28.17 explains the signal processing and generation sub-module with Section 28.18 its memory configuration. The next sections Section 28.19 to Section 28.21 provides a detailed description of application specific modules like the MAP, DPLL and SPE. The last sections Section 28.23 to Section 28.24 provide to safety related modules (not part of the Infineon safety manual) like CMP and MON sub-modules. Section 28.22 describes a module that bundles several interrupts coming from the other sub-modules and connect them to the outside world.

Note:

Infineon: CMP and MON are not part of the safety manual. As safety measure the IOM is provided in combination with GTP1/2 or CCU6.

Table 5 Sub-module groups

Chapter	Sub-module	Group
Section 28.5	Advanced Routing Unit (ARU)	Infrastructure components
Section 28.6	Broadcast Module (BRC)	Infrastructure components
Section 28.7	First In First Out Module (FIFO)	Infrastructure components
Section 28.8	AEI-to-FIFO Data Interface (AFD)	Infrastructure components
Section 28.9	FIFO-to-ARU Interface (F2A)	Infrastructure components
Section 28.1	Clock Management Unit (CMU)	Infrastructure components
Section 28.1	Cluster Configuration Module (CCM)	Infrastructure components
Section 28.1	Time Base Unit (TBU)	Infrastructure components
Section 28.1	Timer Input Module (TIM)	IO Modules
Section 28.1	Timer Output Module (TOM)	IO Modules
Section 28.1 5	ARU-connected Timer Output Module (ATOM)	IO Modules
Section 28.1	Dead Time Module (DTM)	IO Modules
Section 28.1	Multi Channel Sequencer (MCS)	Signal generation and processing
Section 28.1	Memory Configuration (MCFG)	Memory for signal generation and processing
Section 28.1	TIM0 Input Mapping Module (MAP)	Dedicated