

28.6.5 BRC Configuration Register Description

28.6.5.1 Register BRC_SRC_[z]_ADDR

BRC Read Address for Input Channel z

	BRC	SRC	z ADI	DR (z=0-11)
--	-----	-----	-------	------	---------

_		•	or Inpu		nel z	(0	00400,	₁ +z*8)		Ap	plicatio	on Res	et Valu	e: 0000	01FE _H
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ı	•	'		,	,		D	ı	Ţ	1		ı	ı	
1	1	1			1	1		r	I	1	1		I	I	1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0		BRC_ MODE		0				'		ADDR		'	'	
1	r	I	rw		r	1	I.	I.	1	I	rw		1	1	

Field	Bits	Туре	Description
ADDR	8:0	rw	Source ARU address. Defines an ARU read address used as data source for input channel z This bit field is only writable if channel is disabled.
BRC MODE	12	2044	BRC_MODE: BRC Operation mode select
BKC_MODE	12	rw	This bit field is only writable if channel is disabled. 0 _B Consistency Mode (DCM) selected 1 _B Maximum Throughput Mode (MTM) selected
0	11:9, 31:13	r	Reserved Read as zero, shall be written as zero.



28.6.5.2 Register BRC_SRC_[z]_DEST

BRC Destination Channels for Input Channel z

BRC_SRC_z_DEST (z=0-11)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	ı	0	ı	I		ı	EN_TR ASHBI N	EN_DE ST21	EN_DE ST20	EN_DE ST19	EN_DE ST18	EN_DE ST17	EN_DE ST16
<u> </u>	1	<u> </u>	I	r	I	1		I	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EN_DE ST15	EN_DE ST14	EN_DE ST13	EN_DE ST12	EN_DE ST11	EN_DE ST10	EN_DE ST9	EN_DE ST8	EN_DE ST7	EN_DE ST6	EN_DE ST5	EN_DE ST4	EN_DE ST3	EN_DE ST2	EN_DE ST1	EN_DE ST0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
EN_DESTq (q=0-21)	q	rw	Enable BRC destination address q The bits 0 to 21 are cleared by auto correction mechanism if a destination channel is assigned to multiple source channels. When a BRC input channel is disabled (all EN_DESTq (q: 021) bits are reset to zero), the internal states are reset to their reset value. OB Destination address q not mapped to source BRC_SRC_[x]_ADDR Destination address q mapped to source BRC_SRC_[x]_ADDR
EN_TRASHBIN	22	rw	EN_TRASHBIN: Control trash bin functionality When bit EN_TRASHBIN is enabled bits 0 to 21 are ignored for this input channel. Therefore, the bits 0 to 21 are set to zero (0) when trash bin functionality is enabled. 0 _B Trash bin functionality disabled 1 _B Trash bin functionality enabled
0	31:23	r	Reserved Read as zero, shall be written as zero.



28.6.5.3 Register BRC_IRQ_NOTIFY

BRC Interrupt Notification Register

	100	NOT	
RDI	1011		LV
DRC	INU	1401	

BRC In			ication	Regist	er		(00046	50 _H)		Ар	plicatio	on Rese	et Valu	e: 0000	0000 _H
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	!	!	ı	·			(D		!	!	!	!	!	!
	I	1	1	1	I	I	ı	r	I	I	I	I	I	I	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	DID11	DID10	DID9	DID8	DID7	DID6	DID5	DID4	DID3	DID2	DID1	DIDO	DEST_ ERR
	r		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description							
DEST_ERR	0	rw	Configuration error interrupt for BRC sub-module This bit will be cleared on a CPU write access of value '1'. (As the bit is otherwise no clear.) A read access leaves the bit unchanged. O _B No BRC configuration error occurred 1 _B BRC configuration error occurred							
DIDx (x=0-11)	x+1	rw	Data inconsistency occurred for channel x in MTM mode This bit will be cleared on a CPU write access of value '1'. A read access leaves the bit unchanged.							
0	31:13	r	Reserved Read as zero, shall be written as zero							



28.6.5.4 Register BRC_IRQ_EN

BRC Interrupt Enable Register

BRC_IRQ_EN		
RDC Interrupt	Enable	Dogict

BRC In			le Regi	ster			(00046	64 _H)		Ар	plicatio	on Res	et Valu	e: 0000	0000 _H
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•	•			1		•	0		1	1	1	1	1	
L	1	1		1	I	1		r	1	I	I	I	I	I	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	ı	DID_I RQ_E N11	DID_I RQ_E N10	DID_I RQ_E N9	DID_I RQ_E N8	DID_I RQ_E N7	DID_I RQ_E N6	DID_I RQ_E N5	DID_I RQ_E N4	DID_I RQ_E N3	DID_I RQ_E N2	_	DID_I RQ_E NO	DEST_ ERR_I RQ_E N
	r		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
DEST_ERR_IR Q_EN	0	rw	BRC_DEST_ERR_IRQ interrupt enable 0 _B Disable interrupt, interrupt is not visible outside GTM 1 _B Enable interrupt, interrupt is visible outside GTM
DID_IRQ_ENx (x=0-11)	x+1	rw	Enable DID interrupt for channel x 0 _B Disable interrupt, interrupt is not visible outside GTM 1 _B Enable interrupt, interrupt is visible outside GTM
0	31:13	r	Reserved Read as zero, shall be written as zero



28.6.5.5 Register BRC_IRQ_FORCINT

BRC Force Interrupt Register

BRC_II			t Regist	ter			(00046	58 _H)		Ар	plicatio	on Rese	et Valu	e: 0000	0000 _H
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'			•		1	(D		1	1				
		1		1	II .	I		r	II .	I	I				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0		TRG_D ID11	TRG_D ID10	TRG_D ID9	TRG_D ID8	TRG_D ID7	TRG_D ID6	TRG_D ID5	TRG_D ID4	TRG_D ID3	TRG_D ID2	TRG_D ID1	TRG_D ID0	RR
	r		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description						
TRG_DEST_ER	0	rw	Trigger destination error interrupt						
R			This bit is cleared automatically after write.						
			This bit is write protected by bit RF_PROT of register GTM_CTRL.						
			0 _B Corresponding bit in status register will not be forced						
			1 _B Assert corresponding field in BRC_IRQ_NOTIFY register						
TRG_DIDx	x+1	rw	Trigger DID interrupt for channel x						
(x=0-11)			This bit is cleared automatically after write.						
			This bit is write protected by bit RF_PROT of register GTM_CTRL.						
0	31:13	r	Reserved						
			Read as zero, shall be written as zero						

28.6.5.6 Register BRC_IRQ_MODE

BRC Interrupt Mode Configuration Register

		RQ_MO		Config	guratio	n Regi	ster	(00046	6C _H)		Ap	plicatio	on Res	et Valu	e: 0000	0000 _H
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
									0							
<u> </u>				1		1	I		r	1				I	1	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		'		i i	0	i		i	i	i	i.	IRQ_	MODE
1		1	1	1	1	1		r		1					r	W



Field	Bits	Туре	Description
IRQ_MODE	1:0	rw	IRQ mode selection
			Note: The interrupt modes are described in Section 28.4.5 .
			00 _B Level mode
			01 _B Pulse mode
			10 _B Pulse-Notify mode
			11 _B Single-Pulse mode
0	31:2	r	Reserved
			Read as zero, shall be written as zero

28.6.5.7 Register BRC_EIRQ_EN

BRC Error Interrupt Enable Register

_	IRQ_EI		Enable	e Regis	ter		(00047	74 _H)		Ар	plicatio	on Res	et Valu	e: 0000	0000 _H
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								0							
1	1	l						r	II.	I	I	<u>I</u>	II.	<u>I</u>	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	DID_EI RQ_E N11	DID_EI RQ_E N10		DID_EI RQ_E N8							DID_EI RQ_E N1	D.D_E.	DEST_ ERR_E IRQ_E N
	r	•	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
DEST_ERR_EI RQ_EN	0	rw	BRC_DEST_ERR_EIRQ error interrupt enable 0 _B Disable error interrupt, error interrupt is not visible outside GTM 1 _B Enable error interrupt, error interrupt is visible outside GTM
DID_EIRQ_EN x (x=0-11)	x+1	rw	Enable DID interrupt for channel x 0 _B Disable error interrupt, error interrupt is not visible outside GTM 1 _B Enable error interrupt, error interrupt is visible outside GTM
0	31:13	r	Reserved Read as zero, shall be written as zero.



28.6.5.8 Register BRC_RST

BRC Software Reset Register

BRC Software Reset Register							(000470 _H)				Application Reset Value: 0000 0000 _H					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	1	ı	ı	!	ı			0	ı	1	!	!	1	!	,	
	1	1	1	1	1	<u> </u>	1	r	1	1	1	1	1	1	1	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1						0	1		1			1		RST	
1		1	1	1	1	I	r	1	1		1	1	1	1	rw	

Field	Bits	Туре	Description
RST	0	rw	Software reset This bit is cleared automatically after write by CPU. The channel registers are set to their reset values and channel operation is stopped immediately. 0_B No action 1_B Reset BRC
0	31:1	r	Reserved Read as zero, shall be written as zero