

## Generic Timer Module (GTM)

This feature can be enabled by setting bit **DYN\_ARU\_UPDATE\_EN** of **ARU[x]\_DYN\_CTRL** register.

The following mapping of the ARU word to the **ARU[x]\_DYN\_ROUTE\_LOW/\_HIGH** registers is implemented:

- **ARU[x]\_DYN\_ROUTE\_SR\_LOW(23:0) = aru\_data(23:0)**
- **ARU[x]\_DYN\_ROUTE\_SR\_HIGH(28:0) = aru\_data(52:24)**

The bit field **aru\_data(51:48)** controls the configuration bits **DYN\_CLK\_WAIT** and the bit **aru\_data(52)** controls the configuration bit **DYN\_UPDATE\_EN**. Both functions are described in [Section 28.5.4.1](#).

In opposite to the dynamic routing scheme controlled from CPU/AEI (only the 6 additional ARU master **DYN\_REA\_ID**'s are inserted) two additional ID's are served. One is the ARU master ID itself for reloading and the other is the default ID-0. The ID-0 is only added to the inserted routing scheme if bit field **DYN\_CLK\_WAIT** of **ARU[x]\_DYN\_ROUTE\_HIGH** is set to zero (only the inserted routing scheme is executed). This ensures that a debug access can take place even if only the inserted routing scheme is executed.

The following dynamic routing scheme is executed for **15 > DYN\_CLK\_WAIT > 0**:

... -> ARU-master\_ID -> DYN\_READ\_ID0 -> DYN\_READ\_ID1 -> DYN\_READ\_ID2 -> DYN\_READ\_ID3 -> DYN\_READ\_ID4  
-> DYN\_READ\_ID5 -> ARU-master\_ID -> ...

The following dynamic routing scheme is executed for **DYN\_CLK\_WAIT = 0**:

... -> ARU-master\_ID -> DYN\_READ\_ID0 -> DYN\_READ\_ID1 -> DYN\_READ\_ID2 -> DYN\_READ\_ID3 -> DYN\_READ\_ID4  
-> DYN\_READ\_ID5 -> default\_ID0 -> ARU-master\_ID -> ...

With the possibility of reloading the dynamic routing scheme over ARU, a FIFO or MCS is able to deliver the dynamic routing scheme data.

### 28.5.5 ARU Interrupt Signals

**Table 13 ARU Interrupt Signals**

Signal	Description
<i>ARU_NEW_DATA0_IRQ</i>	Indicates that data is transferred through the ARU using debug channel <b>ARU_DBG_ACCESS0</b> .
<i>ARU_NEW_DATA1_IRQ</i>	Indicates that data is transferred through the ARU using debug channel <b>ARU_DBG_ACCESS1</b> .
<i>ARU_ACC_ACK_IRQ</i>	ARU access acknowledge IRQ.