

## Generic Timer Module (GTM)

## 28.9.5 F2A Configuration Register description

## 28.9.5.1 Register F2A[i]\_ENABLE

## F2Ai Stream Activation Register

## F2Ai\_ENABLE (i=0-2)

**F2Ai Stream Activation Register** (018040<sub>H</sub>+i\*4000<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
STR7_EN		STR6_EN		STR5_EN		STR4_EN		STR3_EN		STR2_EN		STR1_EN		STR0_EN	
rw		rw		rw		rw		rw		rw		rw		rw	

Field	Bits	Type	Description
STRx_EN (x=0-7)	2*x+1:2*x	rw	<b>Enable/disable stream x</b> Write of following double bit values is possible: 00 <sub>B</sub> Write: Don't care, bits 1:0 will not be changed / Read: Stream disabled 01 <sub>B</sub> Stream 0 is disabled and internal states are reset 10 <sub>B</sub> Stream 0 is enabled 11 <sub>B</sub> Write: Don't care, bits 1:0 will not be changed / Read: Stream enabled
0	31:16	r	<b>Reserved</b> Read as zero, shall be written as zero.

## 28.9.5.2 Register F2A[i]\_CH[z]\_ARU\_RD\_FIFO

## F2Ai Stream z Read Address Register

## F2Ai\_CHz\_ARU\_RD\_FIFO (i=0-2;z=0-7)

**F2Ai Stream z Read Address Register** (018000<sub>H</sub>+i\*4000<sub>H</sub>+z\*4) **Application Reset Value: 0000 01FE<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0								ADDR							
r								rw							

## Generic Timer Module (GTM)

Field	Bits	Type	Description
ADDR	8:0	rw	<b>ARU Read address</b> This bit field is only writable if channel is disabled.
0	31:9	r	<b>Reserved</b> Read as zero, shall be written as zero

## 28.9.5.3 Register F2A[i]\_CH[z]\_STR\_CFG

## F2Ai Stream z Configuration Register

**Note:** The write protected bits of register **F2A\_CH[z]\_STR\_CFG** are only writable if the corresponding enable bit STRx\_EN of register **F2A\_ENABLE** is cleared.

## F2Ai\_CHz\_STR\_CFG (i=0-2; z=0-7)

**F2Ai Stream z Configuration Register** (018020<sub>H</sub>+i\*4000<sub>H</sub>+z\*4)      **Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0													DIR	TMODE	
r													rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0															
r															

Field	Bits	Type	Description
TMODE	17:16	rw	<b>Transfer mode for 53 bit ARU data from/to FIFO</b> 00 <sub>B</sub> Transfer low word (ARU bits 23:0) from/to FIFO 01 <sub>B</sub> Transfer high word (ARU bits 47:24) from/to FIFO 10 <sub>B</sub> Transfer both words from/to FIFO 11 <sub>B</sub> Reserved
DIR	18	rw	<b>Data transfer direction</b> 0 <sub>B</sub> Transport from ARU to FIFO 1 <sub>B</sub> Transport from FIFO to ARU
0	15:0, 31:19	r	<b>Reserved</b> Read as zero, shall be written as zero

## Generic Timer Module (GTM)

## 28.9.5.4 Register F2A[i]\_CTRL

## F2Ai Stream Control Register

F2Ai\_CTRL (i=0-2)

F2Ai Stream Control Register

(018044<sub>H</sub>+i\*4000<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0								STR7_CONF		STR6_CONF		STR5_CONF		STR4_CONF	
r								rw		rw		rw		rw	

Field	Bits	Type	Description
STR4_CONF	1:0	rw	<b>Reconfiguration of stream 4 to FIFO channel 0</b> Write of following double bit values is possible: The write protected bits of register <b>F2A[i]_CTRL</b> are only writable if the corresponding enable bit STR0_EN and STR4_EN of register <b>F2A_ENABLE</b> is cleared. 00 <sub>B</sub> Write: don't care, bits 1:0 will not be changed / Read: Stream 4 is mapped to FIFO buffer 4 01 <sub>B</sub> Stream 4 is mapped to FIFO buffer 4 10 <sub>B</sub> Stream 4 is mapped to FIFO buffer 0 11 <sub>B</sub> Write: don't care, bits 1:0 will not be changed / Read: Stream 4 is mapped to FIFO buffer 0
STR5_CONF	3:2	rw	<b>Reconfiguration of stream 5 to FIFO channel 1</b> Write of following double bit values is possible: The write protected bits of register <b>F2A[i]_CTRL</b> are only writable if the corresponding enable bit STR1_EN and STR5_EN of register <b>F2A_ENABLE</b> is cleared. 00 <sub>B</sub> Write: don't care, bits 1:0 will not be changed / Read: Stream 5 is mapped to FIFO buffer 5 01 <sub>B</sub> Stream 5 is mapped to FIFO buffer 5 10 <sub>B</sub> Stream 5 is mapped to FIFO buffer 1 11 <sub>B</sub> Write: don't care, bits 1:0 will not be changed / Read: Stream 5 is mapped to FIFO buffer 1