

System Timer (STM)

27.4.4 Interrupt Registers

Interrupt Control Register

The two compare match interrupts of the STM are controlled by the STM Interrupt Control Register.

	_

Interr	upt Cor			(003C _H)				Application Reset Value: 0000 0000 _H							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	ı	ı	1	ı	I		0	ı	1	ı ı		ı	ı	!
	1	1	1	1	1	1	1	r	1	1	<u> </u>		1	1	<u> </u>
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				0					CMP1 OS	CMP1I R	CMP1 EN	0	CMP0 OS	CMP0I R	CMP0 EN
1	1	1	1	r	1	<u> </u>	1		rw	rh	rw	r	rw	rh	rw

Field	Bits	Туре	Description							
CMPOEN	0	rw	Compare Register CMP0 Interrupt Enable Control This bit enables the compare match interrupt with compare register CMP0. O _B Interrupt on compare match with CMP0 disabled 1 _B Interrupt on compare match with CMP0 enabled							
CMPOIR	1	rh	Compare Register CMP0 Interrupt Request Flag This bit indicates whether or not a compare match event of compare register CMP0 has occured. CMP0IR can be cleared by software and can be set by software, too (see ISCR register). After a STM reset operation, CMP0IR is immediately set as a result of a compare match event with the reset values of the STM and the compare registers CMP0. Note: This flag does not gate the interrupt generation. i.e., even if this flag is not cleared, compare match event interrupts are forwarded if CMPxEN is set. O _B A compare match event has not been detected since the bit was							
			last cleared. 1 _B A compare match event has been detected.							
CMPOOS	2	rw	Compare Register CMP0 Interrupt Output Selection This bit determines the interrupt output that is activated on a compare match event of compare register CMP0. O _B Interrupt output STMIR0 selected 1 _B Interrupt output STMIR1 selected							



System Timer (STM)

Field	Bits	Туре	Description
CMP1EN	4	rw	Compare Register CMP1 Interrupt Enable Control This bit enables the compare match interrupt with compare register CMP1. O _B Interrupt on compare match with CMP1 disabled 1 _B Interrupt on compare match with CMP1 enabled
CMP1IR	5	rh	Compare Register CMP1 Interrupt Request Flag This bit indicates whether or not a compare match event of compare register CMP1 has occured. CMP1IR can be cleared by software and can be set by software, too (see ISCR register). After a STM reset operation, CMP1IR is immediately set as a result of a compare match event with the reset values of the STM and the compare register CMP1. Note: This flag does not gate the interrupt generation. i.e., even if this flag is not cleared, compare match event interrupts are forwarded if CMPxEN is set. OB A compare match event has not been detected since the bit was last cleared. 1B A compare match event has been detected.
CMP10S	6	rw	Compare Register CMP1 Interrupt Output Selection This bit determines the interrupt output that is activated on a compare match event of compare register CMP1. O _B Interrupt output STMIR0 selected 1 _B Interrupt output STMIR1 selected
0	3, 31:7	r	Reserved Read as 0; should be written with 0.

Interrupt Set/Clear Register

The bits in the STM Interrupt Set/Clear Register make it possible to set or cleared the compare match interrupt request status flags of register ICR.

Note: Reading register ISCR always returns 0000 0000_H.

ISCR

Interr	upt Set	/Clear	Regist	er			(0040 _H)				Application Reset Value: 0000 0000 _H					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
								0								
		I.						r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				1	•)						CMP1I RS	CMP1I RR	CMP0I RS	CMP0I RR	
*						,	•					W	W	W	W	

AURIX™ TC3xx



System Timer (STM)

Field	Bits	Туре	Description
CMPOIRR	0	w	Reset Compare Register CMP0 Interrupt Flag
			0 _B Bit ICR.CMP0IR is not changed.
			1 _B Bit ICR.CMP0IR is cleared.
CMPOIRS	1	w	Set Compare Register CMP0 Interrupt Flag
			0 _B Bit ICR.CMP0IR is not changed.
			1 _B Bit ICR.CMP0IR is set. The state of bit CMP0IRR is "don't care" in this
			case.
CMP1IRR	2	w	Reset Compare Register CMP1 Interrupt Flag
			0 _B Bit ICR.CMP1IR is not changed.
			1 _B Bit ICR.CMP1IR is cleared.
CMP1IRS	3	w	Set Compare Register CMP1 Interrupt Flag
			0 _B Bit ICR.CMP1IR is not changed.
			1 _B Bit ICR.CMP1IR is set. The state of bit CMP1IRR is "don't care" in this
			case.
0	31:4	r	Reserved
			Read as 0; should be written with 0.