

#### 28.6 Broadcast Module (BRC)

#### 28.6.1 Overview

Since each write address for the sub-module channels of the GTM that are able to write to the ARU can only be read by a single module, it is impossible to provide a data stream to different modules in parallel (This statement holds not for sources, which do not invalidate their data after the data were read by any consumer, e.g. DPLL).

To overcome this issue for regular modules, the sub-module Broadcast (BRC) enables to duplicate data streams multiple times.

The BRC sub-module provides 12 input channels as well as 22 output channels.

In order to clone an incoming data stream, the corresponding input channel can be mapped to zero or more output channels.

When mapped to zero no channel is read.

To destroy an incoming data stream, the **EN\_TRASHBIN** bit inside the **BRC\_SRC\_[x]\_DEST** register has to be set. The total number of output channels that are assigned to a single input channel is variable. However, the total number of assigned output channels must be less than or equal to 22.

#### 28.6.2 BRC Configuration

As it is the case with all other sub-modules connected to the ARU, the input channels can read arbitrary ARU address locations and the output channels provide the broadcast data to fixed ARU write address locations.

The associated write addresses for the BRC sub-module are fixed and can be obtained from the product specific appendix.

The read address for each input channel is defined by the corresponding register **BRC\_SRC\_[x]\_ADDR** (x: 0...11).

The mapping of an input channel to several output channels is defined by setting the appropriate bits in the register **BRC\_SRC\_[x]\_DEST** (x: 0...11). Each output channel is represented by a single bit in the register **BRC\_SRC\_[x]\_DEST**.

If no output channel bit is set within a register **BRC\_SRC\_[x]\_DEST**, no data is provided to the corresponding ARU write address location from the defined read input specified by **BRC\_SRC\_[x]\_ADDR**. This means that the channel does not broadcast any data and is disabled (reset state).

Besides the possibility of mapping an input channel to several output channels, the bit **EN\_TRASHBIN** of register **BRC\_SRC\_[x]\_DEST** may be set, which results in dropping an incoming data stream. In this case the data of an input channel defined by **BRC\_SRC\_[x]\_ADDR** is consumed by the BRC module and not routed to any succeeding sub-module. In consequence, the output channels defined in the register **BRC\_SRC\_[x]\_DEST** are ignored. Therefore, the bits 0 to 21 are set to zero (0) when trash bin functionality is enabled.

In general, the BRC sub-module can work in two independent operation modes. In the first operation mode the data consistency is guaranteed since a BRC channel requests only new data from a source when all destination channels for the BRC have consumed the old data value. This mode is called *Data Consistency Mode* (DCM).

In a second operation mode the BRC channel always requests data from a source and distributes this data to the destination regardless whether all destinations have already consumed the old data. This mode is called *Maximum Throughput Mode* (MTM).

MTM ensures that always the newest available data is routed through the system, while it is not guaranteed data consistency since some of the destination channels can be provided with the old data while some other destination channels are provided with the new data. If this is the case, the Data Inconsistency Detected Interrupt  $BRC\_DID\_IRQ[x]$  is raised but the channel continues to work.



Furthermore in MTM mode it is guaranteed that it is not possible to read a data twice by a read channel. This is blocked.

The channel mode can be configured inside the BRC\_SRC\_[x]\_ADDR register.

To avoid invalid configurations of the registers **BRC\_SRC\_[x]\_DEST**, the BRC also implements a plausibility check for these configurations. If the software assigns an already used output channel to a second input channel, BRC performs an auto correction of the lastly configured register **BRC\_SRC\_[x]\_DEST** and it triggers the interrupt *BRC\_DEST\_ERR*.

Consider the following example for clarification of the auto correction mechanism. Assume that the following configuration of the 22 lower significant bits for the registers **BRC\_SRC\_[x]\_DEST**:

BRC\_SRC\_0\_DEST: 00 0000 0000 1000 1000 0000 (binary)
BRC\_SRC\_1\_DEST: 00 0000 0000 0100 0000 0100 (binary)
BRC\_SRC\_2\_DEST: 00 0000 0000 0001 0100 0010 (binary)
BRC\_SRC\_3\_DEST: 00 0000 0000 0010 0001 1001 (binary)

If the software overwrites the value for register BRC\_SRC\_2\_DEST with

BRC\_SRC\_2\_DEST: 00 0000 0000 1001 0010 0010 (binary)

(changed bits are underlined), then the BRC releases a *BRC\_DEST\_ERR* interrupt since bit 11 is already assigned in register **BRC\_SRC\_0\_DEST**. The auto correction forces bit 11 to be cleared. The modifications of the bits 5 and 6 are accepted, since there is no violation with previous configurations. So the result of the write access mentioned above results in the following modified register configuration:

BRC\_SRC\_2\_DEST: 00 0000 0000 0001 0010 0010 (binary)

For debug purposes, the interrupt *BRC\_DEST\_ERR* can also be released by writing to register **BRC\_IRQ\_FORCINT**. Nevertheless, the interrupt has to be enabled to be visible outside of the GTM.

#### 28.6.3 BRC Interrupt Signals

Table 15 BRC Interrupt Signals

Signal	Description
BRC_DEST_ERR_IRQ	Indicating configuration errors for BRC module
BRC_DID_IRQ[x]	Data inconsistency occurred in MTM mode (x:011)

#### 28.6.4 BRC Configuration Register Overview

Table 16 BRC Configuration Register Overview

Register Name	Description	see				
		Page				
BRC_SRC_[z]_ADDR	74					
BRC_SRC_[z]_DEST	C_[z]_DEST BRC destination channels for input channel z					
BRC_IRQ_NOTIFY	BRC interrupt notification register	76				
BRC_IRQ_EN	BRC interrupt enable register	77				
BRC_EIRQ_EN	79					
BRC_IRQ_FORCINT	78					

# **AURIX™ TC3xx**



#### **Generic Timer Module (GTM)**

# **Table 16 BRC Configuration Register Overview** (cont'd)

Register Name	Description	see
		Page
BRC_RST	BRC software reset register	80
BRC_IRQ_MODE	BRC interrupt mode configuration register	78



# 28.6.5 BRC Configuration Register Description

# 28.6.5.1 Register BRC\_SRC\_[z]\_ADDR

#### BRC Read Address for Input Channel z

#### BRC\_SRC\_z\_ADDR (z=0-11)

			or Inpu		nel z	(0	00400,	<sub>ı</sub> +z*8)		Ар	plication	on Res	et Valu	e: 0000	01FE <sub>H</sub>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ļ.	ļ	'		ļ	ļ	•	)	Į.	ļ	ļ.	ļ.	ļ	ļ.	
	I	1			1	1		r	I	1	I	ı	1	I	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	ı	BRC_ MODE		0	ı		1	1	ı	ADDR	1	ı	1	
	r		rw		r		,				rw		,		

Field	Bits	Туре	Description
ADDR	8:0	rw	Source ARU address. Defines an ARU read address used as data source for input channel z  This bit field is only writable if channel is disabled.
BRC MODE	12	2044	BRC_MODE: BRC Operation mode select
BKC_MODE	12	rw	This bit field is only writable if channel is disabled.  0 <sub>B</sub> Consistency Mode (DCM) selected  1 <sub>B</sub> Maximum Throughput Mode (MTM) selected
0	11:9, 31:13	r	Reserved Read as zero, shall be written as zero.



# 28.6.5.2 Register BRC\_SRC\_[z]\_DEST

# BRC Destination Channels for Input Channel z

# BRC\_SRC\_z\_DEST (z=0-11)

BRC Destination Channels for Input Channel z(000404 <sub>H</sub> +z*8) Ap	pplication Reset Value: 0000 0000 <sub>H</sub>
---	--

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			ı	0	ı	ı	I	ı	EN_TR ASHBI N	EN_DE ST21	EN_DE ST20	EN_DE ST19	EN_DE ST18	EN_DE ST17	EN_DE ST16
1			I	r	I	I	1	1	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EN_DE ST15	EN_DE ST14	EN_DE ST13	EN_DE ST12	EN_DE ST11	EN_DE ST10	EN_DE ST9	EN_DE ST8	EN_DE ST7	EN_DE ST6	EN_DE ST5	EN_DE ST4	EN_DE ST3	EN_DE ST2	EN_DE ST1	EN_DE STO
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description					
EN_DESTq (q=0-21)	q	rw	Enable BRC destination address q  The bits 0 to 21 are cleared by auto correction mechanism if a destination channel is assigned to multiple source channels.  When a BRC input channel is disabled (all EN_DESTq (q: 021) bits are reset to zero), the internal states are reset to their reset value.  O <sub>B</sub> Destination address q not mapped to source BRC_SRC_[x]_ADDR  1 <sub>B</sub> Destination address q mapped to source BRC_SRC_[x]_ADDR					
EN_TRASHBIN	22	rw	EN_TRASHBIN: Control trash bin functionality When bit EN_TRASHBIN is enabled bits 0 to 21 are ignored for this input channel. Therefore, the bits 0 to 21 are set to zero (0) when trash bin functionality is enabled.  0 <sub>B</sub> Trash bin functionality disabled 1 <sub>B</sub> Trash bin functionality enabled					
0	31:23	r	Reserved Read as zero, shall be written as zero.					



# 28.6.5.3 Register BRC\_IRQ\_NOTIFY

# **BRC Interrupt Notification Register**

BRC In			ication	Regist	er		(00046	50 <sub>H</sub> )		Ар	plicatio	on Rese	et Valu	e: 0000	0000 <sub>H</sub>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	!	!	ı	·			(	<b>D</b>		!	!	!	!	!	!
	I	1	1	1	I	I	ı	r	I	I	I	I	I	I	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	<b>0</b>	1	DID11	DID10	DID9	DID8	DID7	DID6	DID5	DID4	DID3	DID2	DID1	DIDO	DEST_ ERR
	r		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description					
DEST_ERR	0	rw	Configuration error interrupt for BRC sub-module This bit will be cleared on a CPU write access of value '1'. (As the bit is rw otherwise no clear.) A read access leaves the bit unchanged.  O <sub>B</sub> No BRC configuration error occurred  1 <sub>B</sub> BRC configuration error occurred					
DIDx (x=0-11)	x+1	rw	Data inconsistency occurred for channel x in MTM mode This bit will be cleared on a CPU write access of value '1'. A read access leaves the bit unchanged.					
0	31:13	r	Reserved Read as zero, shall be written as zero					



# 28.6.5.4 Register BRC\_IRQ\_EN

# **BRC Interrupt Enable Register**

<b>BRC</b>	IRQ	EN

BRC In		t Enab	le Regi	ster		(000464 <sub>H</sub> )				Application Reset Value: 0000 0000 <sub>H</sub>						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
								0								
	I				l		I	r	I	I	I		I	I		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	0	1	DID_I RQ_E N11	DID_I RQ_E N10	DID_I RQ_E N9	DID_I RQ_E N8	DID_I RQ_E N7	DID_I RQ_E N6	_	DID_I RQ_E N4	_	DID_I RQ_E N2	DID_I RQ_E N1	DID_I RQ_E NO	DEST_ ERR_I RQ_E N	
	r		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	

Field	Bits	Туре	Description
DEST_ERR_IR Q_EN	0	rw	BRC_DEST_ERR_IRQ interrupt enable  0 <sub>B</sub> Disable interrupt, interrupt is not visible outside GTM  1 <sub>B</sub> Enable interrupt, interrupt is visible outside GTM
DID_IRQ_ENx (x=0-11)	x+1	rw	Enable DID interrupt for channel x  0 <sub>B</sub> Disable interrupt, interrupt is not visible outside GTM  1 <sub>B</sub> Enable interrupt, interrupt is visible outside GTM
0	31:13	r	Reserved Read as zero, shall be written as zero



# 28.6.5.5 Register BRC\_IRQ\_FORCINT

#### **BRC Force Interrupt Register**

	RQ_FO orce In		t Regist	ter			(00046	68 <sub>H</sub> )		Ар	plicatio	on Res	et Valu	e: 0000	0000 <sub>H</sub>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•		"	•	•			0	"	1	1	i.	1	1	
L	1	1	1	1	1	I	I	r	1	I	I	I	I	I	1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	TRG_D ID11	TRG_D ID10	TRG_D ID9	TRG_D ID8	TRG_D ID7	TRG_D ID6	TRG_D ID5	TRG_D ID4	TRG_D ID3	TRG_D ID2	TRG_D ID1	TRG_D ID0	TRG_D EST_E RR
	r		r\n/	r\n/	r\n/	r\//	r\n/	r\//	r\n/	r\n/	r\n/	r\n/	r\//	r\//	r\//

Field	Bits	Туре	Description
TRG_DEST_ER	0	rw	Trigger destination error interrupt
R			This bit is cleared automatically after write.
			This bit is write protected by bit RF_PROT of register GTM_CTRL.
			O <sub>B</sub> Corresponding bit in status register will not be forced
			1 <sub>B</sub> Assert corresponding field in BRC_IRQ_NOTIFY register
TRG_DIDx	x+1	rw	Trigger DID interrupt for channel x
(x=0-11)			This bit is cleared automatically after write.
			This bit is write protected by bit RF_PROT of register GTM_CTRL.
0	31:13	r	Reserved
			Read as zero, shall be written as zero

# 28.6.5.6 Register BRC\_IRQ\_MODE

#### **BRC Interrupt Mode Configuration Register**

		RQ_MO		Config	guratio	n Regi	ster	(00046	6C <sub>H</sub> )		Ap	plicatio	on Res	et Valu	e: 0000	0000 <sub>H</sub>
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
									0							
<u> </u>				1		1	I		r	1				I	1	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		'		i i	0	i		i	i	i	i.	IRQ_	MODE
1		1	1	1	1	1		r		1					r	W



Field	Bits	Туре	Description
IRQ_MODE	1:0	rw	IRQ mode selection
			Note: The interrupt modes are described in <b>Section 28.4.5</b> .
			00 <sub>B</sub> Level mode
			01 <sub>B</sub> Pulse mode
			10 <sub>B</sub> Pulse-Notify mode
			11 <sub>B</sub> Single-Pulse mode
0	31:2	r	Reserved
			Read as zero, shall be written as zero

# 28.6.5.7 Register BRC\_EIRQ\_EN

### **BRC Error Interrupt Enable Register**

BRC_E BRC Er			Enable	Regis	ter		(00047	74 <sub>H</sub> )		Ар	plicatio	on Res	et Valu	e: 0000	0000 <sub>H</sub>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								) )							
<u>I</u>			I.					r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	DID_EI RQ_E N11									DID_EI RQ_E N2	DID_EI RQ_E N1		DEST_ ERR_E IRQ_E N

Field	Bits	Туре	Description
DEST_ERR_EI RQ_EN	0	rw	BRC_DEST_ERR_EIRQ error interrupt enable  0 <sub>B</sub> Disable error interrupt, error interrupt is not visible outside GTM  1 <sub>B</sub> Enable error interrupt, error interrupt is visible outside GTM
DID_EIRQ_EN x (x=0-11)	x+1	rw	Enable DID interrupt for channel x  0 <sub>B</sub> Disable error interrupt, error interrupt is not visible outside GTM  1 <sub>B</sub> Enable error interrupt, error interrupt is visible outside GTM
0	31:13	r	Reserved Read as zero, shall be written as zero.



# 28.6.5.8 Register BRC\_RST

#### **BRC Software Reset Register**

BRC RST	_
DIVC_IVS I	

BRC So	oftware	e Reset	Regist	ter			(0004	70 <sub>H</sub> )		Ар	plicati	on Res	et Valu	e: 0000	0000 <sub>H</sub>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	ı	ı	!	ı			0	ı	1	!	!	1	!	,
	1	1	1	1	1	<u> </u>	1	r	1	1	1	1	1	1	1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1						0	1		1			1		RST
1		1	1	1	1	I	r	1	1		1	1	1	1	rw

Field	Bits	Туре	Description
RST	0	rw	Software reset This bit is cleared automatically after write by CPU. The channel registers are set to their reset values and channel operation is stopped immediately. $0_B$ No action $1_B$ Reset BRC
0	31:1	r	Reserved Read as zero, shall be written as zero