


## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

### 33.5 Filter Chain

The result data words are generated by feeding the input data stream through a chain of filter elements and decimating it by a selectable ratio.



**Figure 297 Structure of the Filter Chain**


Most elements of the filter can be bypassed, i.e. the filter chain is configurable and its behavior can be adapted to the requirements of the actual application. This comprises the frequency attenuation as well as the total decimation rate.

The filter chain consists of the following elements:


- **CIC Filter**
- **Gain Correction**
- **Overshoot Compensation**
- **FIR Filters**
- **Offset Compensation**
- **Integrator Stage**

*Note:* Reconfiguring filter parameters while the channel is active incurs some implications.  
Refer to **Section 33.3.1**.

## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)



**Figure 298 Frequency Response of the Complete Filter Chain (Example for 100 kHz Passband Setup)**



**Figure 299 Passband Ripple (Example for 100 kHz Passband Setup)**

## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

### 33.5.1 CIC Filter

The Cascaded Integrator Comb filter (CIC filter, a.k.a. SINC filter) is a simple but very efficient low-pass filter. Three comb filter stages are cascaded to improve the frequency characteristics (CIC3). The decimation rate is programmable within a wide range from 4 to 512.

A prefilter reduces the data rate for modulator frequencies above 20 MHz. The prefilter is a CIC3 filter with a fixed decimation rate of 2.

To synchronize filters of different channels with fine granularity, the decimation counter starts from an arbitrary start value. This start value can be different from the decimation factor and is loaded only once when the counter is started.

The decimation counter is also restarted (i.e. loaded with the start value) when the selected integration trigger event occurs (see [Section 33.5.6](#)).

**Table 283 CIC Filter Properties (N = Decimation Rate)**

Stages	Data Width	Maximum Delay	Peak Output Value
CIC3	25 bits signed	3N	[ -N <sup>3</sup> , +N <sup>3</sup> ]

The CIC3 filter consists of 3 cascaded CIC filter stages.


Frequency domain, frequency response function:

$$H(z) = \left( \frac{1 - z^{-N}}{1 - z^{-1}} \right)^k$$

$$|H(j\omega)| = \left( \frac{\sin(\omega N / 2)}{\sin(\omega / 2)} \right)^3$$

Time domain:

The figure below illustrates the response of the CIC3 filter:




**Figure 300 CIC3 Filter Frequency Response (Example for 1.212 MHz Output Data Rate)**

## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

### Data Shifter and Decimation Factor

At the CIC filter output the valid data bits are selected for the subsequent blocks. The selected portion of the filter output is determined by the selected decimation factor and the employed modulator. These parameters define the maximum possible data value and, hence, the proper position for the extracted output value. During operation, the data shifter is controlled by bitfield GAINCORRx.CICSHIFT, during calibration by bitfield GAINCTRx.CICSHIFT.



**Figure 301 Data Shift Unit**

The value for bitfield CICSHIFT is determined with this formula:

$$\langle \text{CICSHIFT} \rangle = \text{roundup}(14 - \text{ld}(2 \times \text{AFS} / (N^3 \times 4 \times \text{FM})))$$

The following parameters are used:

- N = selected decimation factor
- AFS = calibrated full-scale value (25 000 after reset), refers to the analog full-scale ( $V_{\text{IN}} = V_{\text{AREF}}$ )
- FM = modulator gain factor
  - on-chip modulator: FM = 0.6945
  - external modulator: FM depends on used type

The gap that comes from the rounding in above formula can be closed by computing a corresponding gain correction factor:

$$\langle \text{GAINFACTOR} \rangle = \text{truncate}((2 \times \text{AFS} / (N^3 \times 4 \times \text{FM})) \times 2^{(\langle \text{CICSHIFT} \rangle - 14)}) \times 4096$$

#### Example:

For N = 50, on-chip modulator:

$$N^3 \times 4 \times 0.6945 = 347\,250$$

$$\langle \text{CICSHIFT} \rangle = \text{roundup}(14 - \text{ld}(2 \times 25\,000 / 347\,250)) = \text{roundup}(14 - (-2.796)) = 17 (11_{\text{H}})$$

The correction factor will be:

$$\langle \text{GAINFACTOR} \rangle = (2 \times 25\,000 / 347\,250) \times 2^3 = 1.1519$$

The bitfield value will then be  $\text{truncate}(1.1519 \times 4\,096) = \text{truncate}(4\,718.1824) = 4\,718 = 126E_{\text{H}}$ .


## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

## 33.5.2 Gain Correction

Gain calibration is done by multiplying the raw results with a correction value and a calibration value.

The application correction value is determined by the application based on the selected decimation factor etc., and is used to compensate the reduced digital gain that results from decimation factors in the CIC filter that are not  $2^N$  (see **“Data Shifter and Decimation Factor” on Page 45**).

The calibration value is determined during the calibration sequence by the calibration algorithm. The automatic calibration algorithm normalizes the overall gain factor of the filter chain to 1.000, independent of their configuration. The full-scale value of the result is adapted to <CALTARGET> (25 000 after reset), representing the reference voltage.



**Figure 302 Gain Correction**

**Note:** The calibration algorithm ensures that the configured target value (CALTARGET) is reached at the output of the gain correction unit within the specified precision when  $V_{IN} = V_{AREF}$ .

The correction value in register GAINCORR is calculated from application parameters either during compile time for static configurations, or during run time for dynamic configurations.

The calibration value in register GAINCAL is generated automatically by the calibration algorithm. This value is generated during the initial startup calibration and is adapted by subsequent calibration cycles that are triggered either by software or automatically.

Both factors can be in the range of 0.000 to 1.999, with an initial value of 1.000.

While the calibration sequence is executing, the configuration selected for operation is replaced with the configuration selected for calibration (in register **GAINCTRx (x=0-13)**). Configure both settings before starting a channel.

**Note:** An overview of the calibration mechanism is given in **“Calibration Support” on Page 36**. The formula to determine the GAINFACTOR is given in section **“Data Shifter and Decimation Factor” on Page 45**.

## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

## Gain Correction Register x

## GAINCORRx (x=0-13)

Gain Correction Register x (0144<sub>H</sub>+x\*100<sub>H</sub>) Application Reset Value: 0000 1000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0											CICSHIFT				
r											rw				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0			GAINFACTOR												
r			rw												

Field	Bits	Type	Description
<b>GAINFACTOR</b>	12:0	rw	<b>Multiplication Factor for Gain Correction</b> The resulting factor is (<GAINFACTOR> / 4 096)
<b>CICSHIFT</b>	20:16	rw	<b>Position of the CIC Filter Output Shifter</b> Selects the valid outputs bits from the CIC filter, depending on the chosen decimation factor (see formula above) 1D <sub>H</sub> ... 1F <sub>H</sub> are reserved. 00 <sub>H</sub> Use bits 0 ... 16 ... 1C <sub>H</sub> Use bits 28 ... 44
<b>0</b>	15:13, 31:21	r	<b>Reserved, write 0, read as 0</b>

## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)


### 33.5.3 Overshoot Compensation

Due to their properties, the FIR filters tend to produce overshoots when the input signal changes rapidly. The overshoot compensation block monitors the data flow, detects a step in the input signal (rapid change), and recontours the signal so the FIR filters do not produce the unwanted overshoot.

Several aspects of the overshoot compensation are configurable via register **OVSCFGx (x=0-13)**:

- **Step Detection Threshold**  
Defines the numeric difference between samples that activates the overshoot compensation (SDTH). The threshold is compared to the magnitude of the difference, i.e. it is valid for both directions signal change.
- **Step Detection Mode**  
Defines if the current sample is compared to the last sample or to the second-last sample (SDM).
- **Slew Rate Filter Run Time**  
Defines the duration of the overshoot compensation (SRFRT).
- **Slew Rate Filter Strength**  
Defines the signal recontouring effect (SRFS).

The figure below shows how overshoot compensation modifies the output signal generated by the FIR filters.



**Figure 303 Overshoot Compensation Effects**

## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

## Overshoot Compensation Cfg. Register x

## OVSCFGx (x=0-13)

Overshoot Compensation Cfg. Register x (011C<sub>H</sub>+x\*100<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0						SDTH									
r						rw									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0											SDM	SRFRT		SRFS	
r											rw	rw		rw	

Field	Bits	Type	Description
SRFS	1:0	rw	<b>Slew Rate Filter Strength</b> Defines the time constant for the slew rate filter. 00 <sub>B</sub> Minimum filter effect, early attenuation, linear operation 01 <sub>B</sub> Weak filter effect 10 <sub>B</sub> Medium filter effect 11 <sub>B</sub> Maximum filter effect, steep beginning, smooth end
SRFRT	3:2	rw	<b>Slew Rate Filter Run Time</b> Defines the time constant for the slew rate filter. 00 <sub>B</sub> 2 input cycles 01 <sub>B</sub> 4 input cycles 10 <sub>B</sub> 8 input cycles 11 <sub>B</sub> 16 input cycles
SDM	4	rw	<b>Step Detection Mode</b> Defines when the slew rate filter is activated. 0 <sub>B</sub> Compare threshold to difference of current and last input 1 <sub>B</sub> Compare threshold to difference of current and second-last input
SDTH	26:16	rw	<b>Step Detection Threshold</b> Defines the threshold value (magnitude) used for step detection. The threshold value is <SDTH> × 32 000 <sub>H</sub> 0 (slew rate filter active all the time) 001 <sub>H</sub> 32 ... 7FF <sub>H</sub> 65504
0	15:5, 31:27	r	<b>Reserved, write 0, read as 0</b>




## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

## 33.5.4 FIR Filters

The FIR filter further attenuates the higher frequency bands that pass the CIC filter. This improves the overall frequency response of the filter chain.

The FIR filter is realized as two subsequent FIR blocks. FIR0 adds a decimation factor of 2, FIR1 adds a decimation factor of 1 or 2, so the total decimation factor (i.e. the oversampling rate, including the CIC filter) is  $2 \times N$  or  $4 \times N$ .



**Figure 304 FIR Filter Blocks**

The FIR filters can be described as:

$$y_1(m_1) = \sum_{i=0}^{N_1-1} a_1(i) x(2m_1 - i)$$

$$y(m) = \sum_{i=0}^{N_2-1} a_2(i) y_1(2m - i)$$


The coefficients of both FIR filters are fixed (see [Table 284](#) and [Table 285](#)). The filters are symmetric and have linear phase.

## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

FIR0 has  $N1 = 8$  coefficients, and generates the following response:

**Table 284 Coefficients of FIR0**

a0	a1	a2	a3	a4	a5	a6	a7
-29	-43	143	441	441	143	-43	-29




**Figure 305 FIR0 Filter Frequency Response (Example for 606.06 kHz Output Data Rate)**

FIR1  $N2 = 28$  coefficients and provides the following response:

**Table 285 Coefficients of FIR1**

a0, a27	a1, a26	a2, a25	a3, a24	a4, a23	a5, a22	a6, a21	a7, a20	a8, a19	a9, a18	a10, a17	a11, a16	a12, a15	a13, a14
-5	-3	3	14	-2	-22	-12	30	39	-20	-86	-19	196	399



**Figure 306 FIR1 Filter Frequency Response (Example for 303.03 kHz Output Data Rate)**

## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

## 33.5.5 Offset Compensation

The offset component that is present in most input signals can be removed automatically in order to receive the original sensor signal. The offset compensation stage can operate in two basic modes:

- **Highpass Filter**  
in this mode, the offset compensation can automatically remove the static component of a cyclic differential signal. This is achieved by the implemented IIR filter.
- **Offset Correction**  
in this mode, the offset compensation can remove the offset component of a static signal by subtracting a predefined value from the raw results. The IIR filter is disabled in this mode.




Figure 307 Offset Compensation

- **When the highpass filter is active**, the compensation value in register **OFFCOMPx (x=0-13)** is automatically updated by the filter. This attenuates the signal by a factor of at least DCF = -3 dB for frequencies below the selected cutoff frequency ( $\geq 10^{-5} \times f_d$ ). The settling time of the highpass filter can be reduced by writing an initial compensation value instead of using the default value of zero. The general settling time is also adjustable by changing the filter properties, see bitfield **FCFGMx (x=0-13).OCEN** and **Figure 308**.
- **When the highpass filter is off**, half of the current value in register **OFFCOMPx (x=0-13)** is subtracted from each raw value. The correction value can be determined and updated by the calibration sequence. Alternatively, it can be defined by the application or the calibrated value can be adjusted. Updating the offset value by the calibration sequence can be prohibited by setting bit OFFPROT in register **FCFGMx (x=0-13)**. This preserves the value written by the user.

*Note:* An overview of the calibration mechanism is given in **“Calibration Support” on Page 36**.

Since the filter chain internally uses more than 16 bits, the value in bitfield OFFSET is used shifted by one. This adds an additional bit to the LSB, which reduces the quantization error when several result values are accumulated. This, for example, is done when using the integrator.


A correction value of 233, therefore, is stored as 01D2<sub>H</sub>, 01D3<sub>H</sub> would equal 233.5.

## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

The high-pass filter can be described as ( $\alpha = \text{OCEN}$  for  $\text{OCEN} > 000_{\text{B}}$ ):

$$H(z) = \frac{1 - z^{-1}}{1 + (2^{2\alpha-16} - 1)z^{-1}}$$

The high-pass filter provides the following frequency responses:



**Figure 308 High-Pass Filter Frequency Responses**

### Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

As shown in the figure above, bitfield **FCFGMx (x=0-13)**.OCEN selects different filter parameters:

### Table 286 Offset Compensation Filter Parameters

OCEN	Cutoff Frequency (-3 dB)	Note
000 <sub>B</sub>	---	Offset compensation filter off
001 <sub>B</sub>	$1 \times 10^{-5} \times f_d$	Lowest cutoff frequency
010 <sub>B</sub>	$4 \times 10^{-5} \times f_d$	
011 <sub>B</sub>	$16 \times 10^{-5} \times f_d$	
100 <sub>B</sub>	$62 \times 10^{-5} \times f_d$	
101 <sub>B</sub>	$25 \times 10^{-4} \times f_d$	
110 <sub>B</sub>	$1 \times 10^{-2} \times f_d$	
111 <sub>B</sub>	$4 \times 10^{-2} \times f_d$	Highest cutoff frequency

### Offset Compensation Register x

### OFFCOMP<sub>x</sub> (x=0-13)

<b>Offset Compensation Register x</b>	<b>(0138<sub>H</sub>+x*100<sub>H</sub>)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>
---------------------------------------	---	---

Diagram illustrating the 32-bit register structure for the `r` register. The register is divided into two 16-bit halves. The top half is labeled `r` and contains bits 31 down to 16. The bottom half is labeled `OFFSET` and contains bits 15 down to 0. The `r` field is currently set to 0, and the `OFFSET` field is currently set to 0.

Field	Bits	Type	Description
<b>OFFSET</b>	15:0	rwh	<b>Offset Value</b> Half of this signed value is subtracted from each result produced by the filter chain.  <i>Note: Bit 0 represents 1/2 LSB. This increases the precision in case of accumulated result values, e.g. in the integrator.</i>
<b>0</b>	31:16	r	<b>Reserved, write 0, read as 0</b>


## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

### 33.5.6 Integrator Stage

The integrator integrates the result values generated during the defined integration window by adding a configurable number of values to build the final result value. The integration window can be started triggered by an internal or external signal.

A configurable number of values can automatically be discarded after the trigger before the integration window is started. This positions the integration window exactly into a timeframe where the filter is stable or where the signal to be measured is free of system-generated noise.

Integration can be used to measure currents through shunt resistors at defined positions in the signal waveform. It also can remove the carrier signal component in resolver applications. In this case, the values to be integrated can be rectified to yield the maximum amplitude of the receiver signal. The delay between the carrier signal (generated by the on-chip carrier generator) and the received position signals can be compensated automatically. also refer to [Section 33.12](#).



**Figure 309 Integrator Operation**

## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)




Figure 310 Integrator Operation with FIFO

## Starting the Integration Window

The integration window starts when bit INTEN becomes 1:

- Software-Controlled Mode:  
Select software-controlled integration mode by setting bitfield ITRMODE = 11<sub>B</sub>
- Trigger-Controlled Mode:  
Select trigger-controlled integration mode (ITRMODE = 01<sub>B</sub> or 10<sub>B</sub>)  
and generate the selected trigger edge at the configured trigger input

The external integration trigger signal is selected by bitfield TRSEL in register **DICFGx (x=0-13)**. Bitfield ITRMODE selects the transition of the selected signal to generate the trigger event. Select the trigger source first before enabling it.

When the integration window is started (INTEN becomes 1) the filter chain can be restarted (FRC = 0). This means, every non recursive filter element of the Filter Chain (CIC3, FIR0, FIR1, Integrator Stage) is cleared to zero and the related decimation counters are loaded with their start value (see [Section 33.5.1](#)). This ensures a deterministic start of an integration sequence. Simultaneously, the CIC filter of the Auxiliary Filter is cleared to zero and the related decimation counter is set to its initial value (see [Section 33.6](#)). This allows a synchronous operation of Filter Chain and Auxiliary Filter.

Keeping the filter chain running (FRC = 1) avoids the group delay until the first valid result values. In this case, the delay between start of integration window and the first result value depends on the current status of the filter chain.

After this the integration counter starts counting. After <NVALDIS> values the counter is reset and the integrator is started (if NVALDIS is zero the integration starts immediately).

## Executing Integration Cycles

During an integration cycle <NVALINT+1> input values are integrated. After that, the integration result is stored in the result register and the integrator and the counter are cleared. If bit INTEN = 1 the next integration cycle is started.

## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

### Stopping the Integration Window

The integration window stops when bit INTEN becomes 0:

- Software-Controlled Mode:  
Disable software-controlled integration mode by setting bitfield ITRMODE = 00<sub>B</sub>
- Trigger-Controlled Mode:
  - Internally controlled end of integration (IWS = 0, see upper part of [Figure 309](#)):  
After <REPVAL+1> integration cycles INTEN is cleared and the integration window closes after (<NVALINT+1> × <REPVAL+1>) input values
  - Externally controlled end of integration (IWS = 1, see lower part of [Figure 309](#)):  
Generate the selected inverse trigger edge at the configured trigger input (ITRMODE = 01<sub>B</sub> or 10<sub>B</sub>)
  - Integration may also be stopped by software by setting bitfield ITRMODE = 00<sub>B</sub>
  - The source for the result register (RESMx) changes from the integrator output to the upstreamed filter chain. This means, the last result of the trigger-controlled integration is available in the result register (RESMx) only for the timeframe that is defined by the data rate period of the upstreamed filter chain. Using the result FIFO (DICFGx.DSM=0B and DICFGx.TSM=0<sub>B</sub>), the integration result is kept in the result register up to the time where another trigger-controlled integration is initiated. For this purpose, the result FIFO has to use one of the following configuration:  
DICFGx.ITRMODE=10<sub>B</sub>, FCFGx.SRGM=10<sub>B</sub>, RFCx.SRLVL=00<sub>B</sub>  
DICFGx.ITRMODE=01<sub>B</sub>, FCFGx.SRGM=10<sub>B</sub>, RFCx.SRLVL=00<sub>B</sub>  
These configurations have the effect that service requests are only generated during integration window. In case of disabled integrator stage (ISTATx.INTEN=0<sub>B</sub>), results generated by the upstreamed filter chain will not trigger service requests. However, results from the upstreamed filter chain will be stored in higher stages of the result FIFO. When the FIFO stages are fully loaded, all other results from the upstreamed filter chain are discarded.

After the integration has stopped, the current integration value can be read from register **IIVALx (x=0-13)**.

### Integrator Data Output Format

Since the integrator accumulates a series of result values, the magnitude of its output increases depending on the size of the selected integration interval. A data shifter (controlled by bitfield ISC) compensates this for intervals of  $2^N$ . If intervals other than  $2^N$  are selected, the magnitude of the result value will be decreased accordingly.

### Integration Window Control Register x

#### IWCTRx (x=0-13)

**Integration Window Control Register x (0120<sub>H</sub>+x\*100<sub>H</sub>)**      **Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0		NVALINT						0		NVALDIS					
r		rw						r		rw					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0				REPVAL				0		FRC	IWS	0	ISC		
r				rw				r		rw	rw	r	rw		



## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

Field	Bits	Type	Description
<b>ISC</b>	2:0	rw	<b>Integrator Shift Control</b> Controls the data shifter after the integrator that selects the portion of the integrator data for the result register. 110 <sub>B</sub> ... 111 <sub>B</sub> are reserved.  <i>Note:</i> <i>ISC selects the respective bits in register IIVAL. The lowest selected bit is used for rounding and is then removed.</i>  000 <sub>B</sub> Select bits 4 ... 20 (integration of 2 values) 001 <sub>B</sub> Select bits 5 ... 21 (integration of 3 ... 4 values) ... 101 <sub>B</sub> Select bits 9 ... 25 (integration of 33 ... 64 values)
<b>IWS</b>	4	rw	<b>Integration Window Size</b> 0 <sub>B</sub> Internal control: stop integrator after REPVAL+1 integration cycles 1 <sub>B</sub> External control: stop integrator upon the inverse trigger event
<b>FRC</b>	5	rw	<b>Filter Chain Restart Control</b> 0 <sub>B</sub> Restart the filter chain when an integration window starts 1 <sub>B</sub> No influence on filter chain when an integration window starts, except for the integrator itself
<b>REPVAL</b>	11:8	rw	<b>Number of Integration Cycles</b> Defines the number of integration cycles to be counted by REPCNT if activated (IWS = 0). The number of cycles is REPVAL+1.
<b>NVALDIS</b>	21:16	rw	<b>Number of Values Discarded</b> Start the integration cycle after NVALDIS values
<b>NVALINT</b>	29:24	rw	<b>Number of Values to be Accumulated</b> Stop the integration cycle after NVALINT+1 values  <i>Note:</i> <i>Use intervals of 2 minimum, so no data is lost due to the data shifter.</i>
<b>0</b>	3, 7:6, 15:12, 23:22, 31:30	r	<b>Reserved, write 0, read as 0</b>

## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

## Integrator Status Register x

ISTATx (x=0-13)

Integrator Status Register x (0128 <sub>H</sub> +x*100 <sub>H</sub> )																Application Reset Value: 0000 0000 <sub>H</sub>													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16														
0																													
r																													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0														
INTEN		0		REPCNT				0		NVALCNT																			
rh		r		rh				r		rh																			

Field	Bits	Type	Description
NVALCNT	5:0	rh	<b>Number of Values Counted</b> Counts the number of integrated values until integration is started (NVALDIS) or completed (NVALINT)
REPCNT	11:8	rh	<b>Integration Cycle Counter</b> Counts the number of integration cycles if activated (IWS = 0). This number is selected via bitfield REPVAL.
INTEN	15	rh	<b>Integration Enable</b> Indicates the activity of the integrator. <sup>1)</sup> 0 <sub>B</sub> Integration stopped. INTEN is cleared at the end of the integration window, i.e. after REPVAL cycles or upon the inverse trigger event transition of the external trigger signal. 1 <sub>B</sub> Integration enabled. INTEN is set when the channel is started while permanent integration is selected (ITRMODE = 11 <sub>B</sub> ) or upon the defined trigger event.
0	7:6, 14:12, 31:16	r	<b>Reserved, write 0, read as 0</b>

1) For the control of bit INTEN, see also bitfield ITRMODE in register [DICFGx](#).

## Intermediate Integration Value

IIVALx (x=0-13)

Intermediate Integration Value (0124 <sub>H</sub> +x*100 <sub>H</sub> )																Application Reset Value: 0000 0000 <sub>H</sub>													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16														
0								IVAL																					
r								rh																					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0														
IVAL																													
rh																													

---

**Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)**

Field	Bits	Type	Description
IVAL	25:0	rh	Result of most recent accumulation
0	31:26	r	Reserved, write 0, read as 0

## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

## 33.5.7 Group Delay and Settling Time

Data that enter a digital filter need a certain number of filter clocks before they appear at the filter's output and can be used by the system. When the digital filter chain is in steady state, the corresponding delay is defined by the group delay. The effective group delay depends on the configuration of the filter chain. **Table 287** summarizes the delays incurred by the elements of the filter chain. "N" indicates the selected oversampling rate (decimation factor) of the CIC filter. Delays are listed in modulator clock cycles.

Steady state condition is reached as soon the digital filter chain is settled. The effective settling time depends on the configuration of the filter chain. Due to the cascaded topology of the filter chain, the configuration specific settling time is defined by the step response of the terminating filter chain element. Generally, the filter chain characteristics like passband frequency ( $f_{PB}$ ) and settling time are normalized to the data output rate ( $f_D$ ). The data output rate ( $f_D$ ) depends on the selected oversampling rate of the CIC filter and the enabled filter chain elements. **Table 288** summarizes the settling time for the different filter chain elements.

**Table 287 Group Delay Summary**

Filter Chain Element	Delay [ $t_{MOD}$ ]	Notes
On-chip modulator	1	Delay of analog frontend
Input select/adjust unit	0.5	Synchronization of input signal
CIC3	$3 \times (2^{PRE} \times N - 1) / 2$	PRE = 0 or 1 if the prefilter is off (0) or on (1)
FIR0	$3.5 \times 2^{PRE} \times N$	To be added to CIC delay
FIR1	$13.5 \times 2^{PRE} \times N \times 2^{F0}$	F0 = 0 or 1 if FIR0 decimation is off (0) or on (1)
Offset correction/compensation	0	
Integrator	$IWCTRx.NVALINT \times 2^{PRE} \times N \times 2^{F0} \times 2^{F1} / 2$	Depends on the number of integrated values. F1 = 0 or 1 depending if FIR1 decimates (1) i.e. FIR1DEC = 0 or not (0) i.e. FIR1DEC = 1

**Table 288 Settling Time Summary**

Filter Chain Element	Settling Time [ $t_D$ ]	Notes
CIC3	3 + 1	Settling time is defined by 3rd order of the CIC filter
FIR0	8 / 2 + 1	Settling time is defined by the 8 taps of FIR0 and the decimation of 2
FIR1	$28 / 2^{1-FCFGMx.FIR1DEC} + 1$	Settling time is defined by the 28 taps of FIR1 and the configurable decimation (FCFGMx.FIR1DEC)
Offset correction/compensation	$1 / (5 \times f_{-3dB})$	Cutoff frequency ( $f_{-3dB}$ ) can be configured by bit-field FCFGMx.OCEN
Integrator	1 + 2	Mathematically, the integrator behave like a 1st order CIC filter

**Example**

$f_{MOD} = 40 \text{ MHz}$ ,  $t_{MOD} = 25 \text{ ns}$ ,

prefilter active, OSR(CIC3) = 32, FIR0 active, FIR1 active and decimating, OC off, integration of 10 values.

$f_D = f_{MOD} / (2 \times 32 \times 2 \times 2 \times 10) = 15.625 \text{ kHz}$

$t_D = 1 / f_D$

## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

Group delay:

$$[1 + 0.5 + (3 \times 63 / 2) + (3.5 \times 2 \times 32) + (13.5 \times 2 \times 32 \times 2) + (9 \times 2 \times 32 \times 2 \times 2 / 2)] \times t_{\text{MOD}} =$$

$$(1.5 + 94.5 + 224 + 1\,728 + 1\,152) \times t_{\text{MOD}} = 3\,200 \times 25 \text{ ns} = 80.0 \mu\text{s}$$

At the given oversampling rate of  $2 \times 32 \times 2 \times 2 \times 10 = 2\,560$  this equals a delay of  $1.25 \times t_D$  (data output rate cycles).

Without integration we get  $(1.5 + 94.5 + 224 + 1\,728) \times t_{\text{MOD}} / 2 \times 32 \times 2 \times 2 = 2\,048 / 256 = 8 \times t_D$ .

Settling time:

$$[1 + 2] \times t_D = 192 \mu\text{s}$$

Without integration, data output rate ( $f_D$ ) is defined by  $f_D = f_{\text{MOD}} / (2 \times 32 \times 2 \times 2) = 156.25 \text{ kHz}$ ,  $t_D = 1 / f_D = 6.4 \mu\text{s}$

Corresponding settling time is defined by

$$[28 / 2 + 1] \times 6.4 \mu\text{s} = 96 \mu\text{s}$$

*Note: When changing the input source (e.g. by switching the analog input multiplexer, if available), the second result value will safely belong to the newly selected input. Result values that correspond to the new input level, however, can only be retrieved after the corresponding group delay.*

*Note: With a configuration for the filter chain where only the CIC3 filter is used and the calibration is triggered (FCFGM.CALIB) immediately after modulator enabling (GLOBRC.MxRUN), the settling time of the filter chain reduces to a single cycle of  $t_D$ . The calibration algorithm uses the CIC3 filter and the settling occurs during execution of the calibration algorithm. When calibration is running, the filter chain provides no data.*

## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

## 33.5.8 Filter Configuration Options

The filter chain can be configured according to the requirements of the intended application. The following pages describe the available bitfields in the control registers.

## Filter Configuration Register x, Main

FCFGMx (x=0-13)

Filter Configuration Register x, Main (0110<sub>H</sub>+x\*100<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CSRW C	0	AUTO CAL	CALIB		0		EGT	ESEL		SRGA		0		SRGM	
w	r	rw	w		r		rw	rw		rw		r		rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FMWC		0		OFFPR OT		OCEN		0		PFEN	CICMO D	FIR1D EC	OVCE N	FIR1E N	FIR0E N
w		r		rw		rw		r		rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
FIR0EN	0	rw	<b>FIR0 Filter Enable</b> 0 <sub>B</sub> FIR0 disabled and bypassed 1 <sub>B</sub> FIR0 filter enabled
FIR1EN	1	rw	<b>FIR1 Filter Enable</b> 0 <sub>B</sub> FIR1 disabled and bypassed 1 <sub>B</sub> FIR1 filter enabled
OVCEN	2	rw	<b>Overshoot Compensation Enable</b> 0 <sub>B</sub> Disabled, feed FIR filter directly 1 <sub>B</sub> Attenuate response to fast edges
FIR1DEC	3	rw	<b>FIR1 Filter Decimation Rate</b> 0 <sub>B</sub> Decimation 2:1 for FIR1 1 <sub>B</sub> FIR1 filter does not decimate
CICMOD	4	rw	<b>CIC Filter Mode</b> 0 <sub>B</sub> CIC3 1 <sub>B</sub> Reserved
PFEN	5	rw	<b>Prefilter Enable</b> 0 <sub>B</sub> Off 1 <sub>B</sub> Prefilter enabled
OCEN	10:8	rw	<b>Offset Compensation Filter Enable</b> 000 <sub>B</sub> Offset compensation filter disabled, register OFFCOMP not changed 001 <sub>B</sub> Enable offset compensation filter, set cutoff frequency to rate 1 ... 111 <sub>B</sub> Enable offset compensation filter, set cutoff frequency to rate 7

## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

Field	Bits	Type	Description
<b>OFFPROT</b>	11	rw	<b>Offset Protection</b> Controls the influence of the calibration sequence on register OFFCOMP. 0 <sub>B</sub> Unprotected, calibration sequence updates bitfield OFFSET 1 <sub>B</sub> Protected, bitfield OFFSET is locked and not modified by calibration
<b>FMWC</b>	15	w	<b>Write Control for Filter Modes</b> 0 <sub>B</sub> No write access to filter modes 1 <sub>B</sub> Bitfields OFFPROT, OCEN, PFEN, CICMOD, FIR1DEC, OVCEN, FIR1EN, FIR0EN can be written
<b>SRGM</b>	17:16	rw	<b>Service Request Generation for Main Service Request</b> 00 <sub>B</sub> Never, service request disabled 01 <sub>B</sub> While gate (selected trigger signal) is high 10 <sub>B</sub> While gate (selected trigger signal) is low 11 <sub>B</sub> Always, as selected by bitfield SRLVL
<b>SRGA</b>	21:20	rw	<b>Service Request Generation for Alternate Service Request</b>  <i>Note:</i>  00 <sub>B</sub> Never, service request disabled 01 <sub>B</sub> Comparator event, as selected by bitfield ESEL/EGT 10 <sub>B</sub> Timestamp event 11 <sub>B</sub> Alternate source: Capturing of a sign delay value to register CGSYNC
<b>ESEL</b>	23:22	rw	<b>Event Select</b> Defines when a comparator event is generated. 00 <sub>B</sub> Always, for each new result value 01 <sub>B</sub> If result is inside the boundary band 10 <sub>B</sub> If result is outside the boundary band 11 <sub>B</sub> Reserved
<b>EGT</b>	24	rw	<b>Event Gating</b> Defines if alarm events are coupled to the integration window. 0 <sub>B</sub> Separate: generate events according to ESEL 1 <sub>B</sub> Coupled: generate events only when the integrator is enabled and after the discard phase defined by bitfield NVALDIS <sup>1)</sup>
<b>CALIB</b>	28	w	<b>Calibration Trigger</b> 0 <sub>B</sub> No action 1 <sub>B</sub> Start the calibration algorithm now
<b>AUTOCAL</b>	29	rw	<b>Automatic Calibration Control</b> 0 <sub>B</sub> Calibration algorithm started by software (set bit CALIB) 1 <sub>B</sub> Automatically start the calibration algorithm when the selected service request gate closes (trailing edge, see bitfield SRGM)
<b>CSRWC</b>	31	w	<b>Write Control for Calibration and Service Request Modes</b> 0 <sub>B</sub> No write access to calibration and service request modes 1 <sub>B</sub> Bitfields AUTOCAL, CALIB, EGT, ESEL, SRGA, SRGM can be written

## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

Field	Bits	Type	Description
0	7:6, 14:12, 19:18, 27:25, 30	r	Reserved, write 0, read as 0

1) While the integrator is bypassed, event gating suppresses alarm service requests, result values are still generated and stored.

**Table 289 Access Mode Restrictions of FCFGx (x=0-13) sorted by descending priority**

Mode Name	Access Mode		Description
write 1 to <b>FMWC</b>	rw	CICMOD, FIR0EN, FIR1DEC, FIR1EN, OCEN, OFFPROT, OVCEN, PFEN	Set FMWC during write access
write 1 to <b>CSRWC</b>	rw	AUTOCAL, EGT, ESEL, SRGA, SRGM	Set CSRWC during write access
write 1 to <b>CSRWC</b>	w	CALIB	Set CSRWC during write access
otherwise	r	AUTOCAL, CICMOD, EGT, ESEL, FIR0EN, FIR1DEC, FIR1EN, OCEN, OFFPROT, OVCEN, PFEN, SRGA, SRGM	
(default)	rX	CALIB	

**Filter Configuration Register x, CIC Filter****FCFGCx (x=0-13)****Filter Configuration Register x, CIC Filter (0114<sub>H</sub>+x\*100<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0								CFMSV							
r								rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0								CFMDF							
r								rw							

Field	Bits	Type	Description
<b>CFMDF</b>	8:0	rw	<b>CIC Filter Decimation Factor</b> Defines the oversampling rate of the CIC filter: $OSR = CFMDF + 1$ . Valid values are 003 <sub>H</sub> to 1FF <sub>H</sub> ( $OSR = 4$ to 512).
<b>CFMSV</b>	24:16	rw	<b>CIC Filter Start Value</b> The decimation counter begins counting at value CFMSV, when started or restarted. Valid values are 003 <sub>H</sub> to CFMDF (4 to selected OSR). <sup>1)</sup>




## Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

Field	Bits	Type	Description
0	15:9, 31:25	r	Reserved, write 0, read as 0

1) Start values above the selected oversampling rate may lead to overflows in the CIC filter!

## Filter Counter Register x, CIC Filter

## FCNTCx (x=0-13)



Field	Bits	Type	Description
CFMDCNT	8:0	rh	<b>CIC Filter Decimation Counter</b> The decimation counter counts the filter cycles until an output is generated, i.e. the oversampling rate. CFMDCNT counts down from the respective start value.
CAL	31:30	rh	<b>Calibration Status Flag</b>  <i>Note: Bitfield CAL is set to 01<sub>B</sub> in the next clock cycle after setting bit CALIB or after detecting the selected trigger (if auto-calibration is activated).</i>  00 <sub>B</sub> Uncalibrated, initial state after reset 01 <sub>B</sub> The calibration algorithm is currently running 10 <sub>B</sub> Calibrated, normal operation is possible 11 <sub>B</sub> Calibration terminated incorrectly
0	29:9	r	Reserved, write 0, read as 0