

## System Timer (STM)


### 27.3.1 Compare Register Operation

The content of the 64-bit STM can be compared against the content of two compare values stored in the CMP0 and CMP1 registers. Service requests can be generated on a compare match of the STM with the CMP0 or CMP1 registers.

Two parameters are programmable for the compare operation:

1. The width of the relevant bits in registers CMP0/CMP1 (compare width MSIZE<sub>x</sub>) that is taken for the compare operation can be programmed from 0 to 31.
2. The first bit location in the 64-bit STM that is taken for the compare operation can be programmed from 0 to 31.

These programming capabilities make compare functionality very flexible. It even makes it possible to detect bit transitions of a single bit  $n$  ( $n = 0$  to 31) within the 64-bit STM by setting  $MSIZE = 0$  and  $MSTART = n$ .



**Figure 2 Compare Mode Operation**

**Figure 2** shows an example of the compare operation. In this example the following parameters are programmed:

- $MSIZE0 = 10001_B = 17_D$ ;  $MSTART0 = 01010_B = 10_D$
- $MSIZE1 = 00111_B = 7_D$ ;  $MSTART1 = 00111_B = 7_D$

A compare operation with  $MSIZE$  not equal  $11111_B$  always implies that the compared value as stored in the CMP register is right-extended with zeros. This means that in the example of **Figure 2**, the compare register content  $CMP0[17:0]$  plus ten zero bits right-extended is compared with  $STM[27:0]$  with  $STM[9:0] = 000_H$ . In case of register CMP1,  $STM[14:0]$  with  $STM[6:0] = 00_H$  are compared with  $CMP1[9:0]$  plus seven zero bits right-extended.