

## Generic Timer Module (GTM)

## 28.10.7 CMU Configuration Register Description

## 28.10.7.1 Register CMU\_CLK\_EN

## CMU Clock Enable Register

## CMU\_CLK\_EN

## CMU Clock Enable Register

(000300<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0								EN_FXCLK		EN_ECLK2		EN_ECLK1		EN_ECLK0	
r								rw		rw		rw		rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EN_CLK7	EN_CLK6		EN_CLK5		EN_CLK4		EN_CLK3		EN_CLK2		EN_CLK1		EN_CLK0		
rw	rw		rw		rw		rw		rw		rw		rw		rw

Field	Bits	Type	Description
<b>EN_CLKx</b> (x=0-7)	2*x+1:2*x	rw	<b>Enable clock source x</b> Any read access to an <b>EN_CLK[x]</b> , <b>EN_ECLK[z]</b> or <b>EN_FXCLK</b> bit field will always result in a value 00 or 11 indicating current state. A modification of the state is only performed with the values 01 and 10. Writing the values 00 and 11 is always ignored. Any disabling to <b>EN_CLK[x]</b> will be reset internal counters for configurable clocks. 00 <sub>B</sub> Clock source is disabled (ignore write access) 01 <sub>B</sub> Disable clock signal and reset internal states 10 <sub>B</sub> Enable clock signal 11 <sub>B</sub> Clock signal enabled (ignore write access)
<b>EN_ECLKx</b> (x=0-2)	2*x+17:2*x+16	rw	<b>Enable ECLK x generation sub-unit</b> Coding see bit EN_CLKx.
<b>EN_FXCLK</b>	23:22	rw	<b>Enable all CMU_FXCLK, see bits 1:0</b> An enable to <b>EN_FXCLK</b> from disable state will be reset internal fixed clock counters.
<b>0</b>	31:24	r	<b>Reserved</b> Read as zero, shall be written as zero


## Generic Timer Module (GTM)

## 28.10.7.2 Register CMU\_GCLK\_NUM

## CMU Global Clock Control Numerator

## CMU\_GCLK\_NUM

CMU Global Clock Control Numerator

(000304<sub>H</sub>)Application Reset Value: 0000 0001<sub>H</sub>

Field	Bits	Type	Description
GCLK_NUM	23:0	rw	<b>GCLK_NUM</b> Value can only be modified when all clock enables <b>EN_CLK[x]</b> and the <b>EN_FXCLK</b> are disabled. The CMU hardware alters the content of <b>CMU_GCLK_NUM</b> and <b>CMU_GCLK_DEN</b> automatically to 0x1, if <b>CMU_GCLK_NUM</b> is specified less than <b>CMU_GCLK_DEN</b> or one of the values is specified with a value zero. Thus, a secure way for altering the values is writing twice to the register <b>CMU_GCLK_NUM</b> followed by a single write to register <b>CMU_GCLK_DEN</b> .
0	31:24	r	<b>Reserved</b> Read as zero, shall be written as zero

## 28.10.7.3 Register CMU\_GCLK\_DEN

## CMU Global Clock Control Denominator

## CMU\_GCLK\_DEN

CMU Global Clock Control Denominator

(000308<sub>H</sub>)Application Reset Value: 0000 0001<sub>H</sub>

## Generic Timer Module (GTM)

Field	Bits	Type	Description
<b>GCLK_DEN</b>	23:0	rw	<b>GCLK_DEN</b> Value can only be modified when all clock enables <b>EN_CLK[x]</b> and the <b>EN_FXCLK</b> are disabled. The CMU hardware alters the content of <b>CMU_GCLK_NUM</b> and <b>CMU_GCLK_DEN</b> automatically to 0x1, if <b>CMU_GCLK_NUM</b> is specified less than <b>CMU_GCLK_DEN</b> or one of the values is specified with a value zero. Thus, a secure way for altering the values is writing twice to the register <b>CMU_GCLK_NUM</b> followed by a single write to register <b>CMU_GCLK_DEN</b> .
<b>0</b>	31:24	r	<b>Reserved</b> Read as zero, shall be written as zero

## 28.10.7.4 Register CMU\_CLK\_[z]\_CTRL

## CMU Control for Clock Source z

## CMU\_CLK\_z\_CTRL (z=0-7)

CMU Control for Clock Source z								(00030C <sub>H</sub> +z*4)				Application Reset Value: 0000 0000 <sub>H</sub>			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0						CLK_SEL		CLK_CNT							
r						rw		rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CLK_CNT															
rw															


Field	Bits	Type	Description
<b>CLK_CNT</b>	23:0	rw	<b>Clock count</b> Defines count value for the clock divider. Value can only be modified when clock enable <b>EN_CLKz</b> and <b>EN_ECLK1</b> are disabled.
<b>CLK_SEL</b>	25:24	rw	<b>Clock source selection for CMU_CLKz</b> Value can only be modified when clock enable <b>EN_CLKz</b> and <b>EN_ECLK1</b> are disabled. <i>Note: The existence and interpretation of this bit field depends on z. z&gt;5</i>
<b>0</b>	31:26	r	<b>Reserved</b> Read as zero, shall be written as zero.

## Generic Timer Module (GTM)

## 28.10.7.5 Register CMU\_ECLK\_[z]\_NUM

## CMU External Clock z Control Numerator

## CMU\_ECLK\_z\_NUM (z=0-2)


CMU External Clock z Control Numerator (00032C<sub>H</sub>+z\*8)Application Reset Value: 0000 0001<sub>H</sub>

Field	Bits	Type	Description
ECLK_NUM	23:0	rw	<b>ECLK_NUM</b> Numerator for external clock divider. Defines numerator of the fractional divider.  <i>Note:</i> Value can only be modified when clock enable <b>EN_ECLK[z]</b> disabled.  <i>Note:</i> The CMU hardware alters the content of <b>CMU_ECLK_[z]_NUM</b> and <b>CMU_ECLK_[z]_DEN</b> automatically to 0x1, if <b>CMU_ECLK_[z]_NUM</b> is specified less than <b>CMU_ECLK_[z]_DEN</b> or one of the values is specified with a value zero. Thus, a secure way for altering the values is writing twice to the register <b>CMU_ECLK_[z]_NUM</b> followed by a single write to register <b>CMU_ECLK_[z]_DEN</b> .
0	31:24	r	<b>Reserved</b> Read as zero, shall be written as zero

## 28.10.7.6 Register CMU\_ECLK\_[z]\_DEN

## CMU External Clock z Control Denominator

## CMU\_ECLK\_z\_DEN (z=0-2)

CMU External Clock z Control Denominator (000330<sub>H</sub>+z\*8)Application Reset Value: 0000 0001<sub>H</sub>

## Generic Timer Module (GTM)

Field	Bits	Type	Description
<b>ECLK_DEN</b>	23:0	rw	<b>ECLK_DEN</b> Denominator for external clock divider. Defines denominator of the fractional divider  <i>Note:</i> Value can only be modified when clock enable <b>EN_ECLK[z]</b> disabled.  <i>Note:</i> The CMU hardware alters the content of <b>CMU_ECLK[z]_NUM</b> and <b>CMU_ECLK[z]_DEN</b> automatically to 0x1, if <b>CMU_ECLK[z]_NUM</b> is specified less than <b>CMU_ECLK[z]_DEN</b> or one of the values is specified with a value zero. Thus, a secure way for altering the values is writing twice to the register <b>CMU_ECLK[z]_NUM</b> followed by a single write to register <b>CMU_ECLK[z]_DEN</b> .
<b>0</b>	31:24	r	<b>Reserved</b> Read as zero, shall be written as zero

## 28.10.7.7 Register CMU\_FXCLK\_CTRL

## CMU Control FXCLK Sub-Unit Input Clock

## CMU\_FXCLK\_CTRL

CMU Control FXCLK Sub-Unit Input Clock (000344 <sub>H</sub> )								Application Reset Value: 0000 0000 <sub>H</sub>							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0								FXCLK_SEL							
r								rw							

## Generic Timer Module (GTM)

Field	Bits	Type	Description
<b>FXCLK_SEL</b>	3:0	rw	<b>Input clock selection for EN_FXCLK line</b> This value can only be written when the CMU_FXCLK generation is disabled. See bits 23..22 in register <b>CMU_CLK_EN</b> . Other values for FXCLK_SEL are reserved and should not be used, but they behave like FXCLK_SEL = 0. 0 <sub>H</sub> CMU_GCLK_EN selected 1 <sub>H</sub> CMU_CLK0 selected 2 <sub>H</sub> CMU_CLK1 selected 3 <sub>H</sub> CMU_CLK2 selected 4 <sub>H</sub> CMU_CLK3 selected 5 <sub>H</sub> CMU_CLK4 selected 6 <sub>H</sub> CMU_CLK5 selected 7 <sub>H</sub> CMU_CLK6 selected 8 <sub>H</sub> CMU_CLK7 selected CMU_CLK7 selected
<b>0</b>	31:4	r	<b>Reserved</b> Read as zero, shall be written as zero.

## 28.10.7.8 Register CMU\_GLB\_CTRL

## CMU Synchronizing ARU and Clock Source

## CMU\_GLB\_CTRL

CMU Synchronizing ARU and Clock Source (000348<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0														ARU_A DDR_ RSTGL B	
r														rw	

Field	Bits	Type	Description
<b>ARU_ADDR_RSTGLB</b>	0	rw	<b>Reset ARU caddr counter and ARU dynamic route counter</b> Writing value 1 to this bit field results in a request to reset the ARU caddr counter and ARU dynamic route counter. The next following write access to register <b>CMU_CLK_EN</b> applies the ARU caddr counter reset, ARU dynamic route counter reset and resets this bit. This feature can be used to synchronize the ARU round trip time to the CMU clocks. This bit is write protected. Before writing to this bit set bit RF_PROT of register <b>GTM_CTRL</b> to 0.

## Generic Timer Module (GTM)

Field	Bits	Type	Description
0	31:1	r	<b>Reserved</b> Read as zero, shall be written as zero

#### 28.10.7.9 Register CMU\_CLK\_CTRL

### CMU Control for Clock Source Selection

## CMU\_CLK\_CTRL

### CMU Control for Clock Source Selection

(00034C<sub>H</sub>)

**Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
								0								
								r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0							CLK8_ EXT_D IVIDER	CLK7_ EXT_D IVIDER	CLK6_ EXT_D IVIDER	CLK5_ EXT_D IVIDER	CLK4_ EXT_D IVIDER	CLK3_ EXT_D IVIDER	CLK2_ EXT_D IVIDER	CLK1_ EXT_D IVIDER	CLK0_ EXT_D IVIDER	
r							rw	rw	rw	rw	rw	rw	rw	rw	rw	

Field	Bits	Type	Description
<b>CLK0_EXT_DIVIDER</b>	0	rw	<b>Clock source selection for CMU_CLK_0_CTRL</b> Value can only be modified when clock enable <b>EN_CLK0</b> and <b>EN_ECLK1</b> are disabled. 0 <sub>B</sub> Use Clock Source CMU_GCLK_EN 1 <sub>B</sub> Use Clock Source CMU_ECLK1
<b>CLK1_EXT_DIVIDER</b>	1	rw	<b>Clock source selection for CMU_CLK_1_CTRL</b> Value can only be modified when clock enable <b>EN_CLK1</b> and <b>EN_ECLK1</b> are disabled.
<b>CLK2_EXT_DIVIDER</b>	2	rw	<b>Clock source selection for CMU_CLK_2_CTRL</b> Value can only be modified when clock enable <b>EN_CLK2</b> and <b>EN_ECLK1</b> are disabled.
<b>CLK3_EXT_DIVIDER</b>	3	rw	<b>Clock source selection for CMU_CLK_3_CTRL</b> Value can only be modified when clock enable <b>EN_CLK3</b> and <b>EN_ECLK1</b> are disabled.
<b>CLK4_EXT_DIVIDER</b>	4	rw	<b>Clock source selection for CMU_CLK_4_CTRL</b> Value can only be modified when clock enable <b>EN_CLK4</b> and <b>EN_ECLK1</b> are disabled.
<b>CLK5_EXT_DIVIDER</b>	5	rw	<b>Clock source selection for CMU_CLK_5_CTRL</b> Value can only be modified when clock enable <b>EN_CLK5</b> and <b>EN_ECLK1</b> are disabled.
<b>CLK6_EXT_DIVIDER</b>	6	rw	<b>Clock source selection for CMU_CLK_6_CTRL</b> Value can only be modified when clock enable <b>EN_CLK6</b> and <b>EN_ECLK1</b> are disabled.

---

Generic Timer Module (GTM)

Field	Bits	Type	Description
<b>CLK7_EXT_DIVIDER</b>	7	rw	<b>Clock source selection for CMU_CLK_7_CTRL</b> Value can only be modified when clock enable <b>EN_CLK7</b> and <b>EN_ECLK1</b> are disabled.
<b>CLK8_EXT_DIVIDER</b>	8	rw	<b>Clock source selection for CMU_CLK8</b> Value can only be modified when <b>EN_ECLK0</b> is disabled. 0 <sub>B</sub> Use Clock Source CLS0_CLK 1 <sub>B</sub> Use Clock Source CMU_ECLK0
<b>0</b>	31:9	r	<b>Reserved</b> Read as zero, shall be written as zero.