

Figure 15 Cyclic event counter representing time or angle

Inside different submodules of GTM a grater-equal compare (in case of up-counting) or a less-equal compare (in case of down-counting) against a TBU base value (representing time or angle) always means that it is checked if the reference value is in relation to the current TBU value in the future or in the past.

### 28.4.5 GTM Interrupt Concept

The sub-modules of the GTM can generate thousands of interrupts on behalf of internal events. This high amount of interrupts is combined inside the Interrupt Concentrator Module (ICM) into interrupt groups. In these interrupt groups the GTM sub-module interrupt signals are bundled to a smaller set of interrupts. From these interrupt sets, a smaller amount of interrupt signals is created and signaled outside of the GTM as a signal GTM\_<MOD>\_IRQ, where <MOD> identifies the name of the corresponding GTM sub-module.

Moreover, each output signal *GTM\_<MOD>\_IRQ* has a corresponding input signal *GTM\_<MOD>\_IRQ\_CLR* that can be used for clearing the interrupts. These input signals can be used by the surrounding micro controller system as:

- acknowledge signal from a DMA controller
- validation signal from ADC
- clear signal from a GTM-external interrupt controller to do an atomic clear while entering an ISR routine

The controlling of the individual interrupts is done inside the sub-modules. If a sub-module consists of several sub-module channels that are most likely to work independent from each other (like TIM, PSM, MCS, TOM, and ATOM), each sub-module channel has its own interrupt control and status register set, named as interrupt set in the following. Other sub-modules (SPE, ARU, DPLL, BRC, CMP and global GTM functionality) have a common interrupt set for the whole sub-module.

The interrupt set consists of four registers: The IRQ\_EN register, the IRQ\_NOTIFY register, the IRQ\_FORCINT register, and the IRQ\_MODE register. While the registers IRQ\_EN, IRQ\_NOTIFY, and IRQ\_FORCINT signalize the status and allow controlling of each individual interrupt source within an interrupt set, the register IRQ\_MODE configures the interrupt mode that is applied to all interrupts that belong to the same interrupt set.

In order to support a wide variety of micro controller architectures and interrupt systems with different interrupt signal output characteristics and internal interrupt handling the following four modes can be configured:

· Level mode,



- · Pulse mode,
- Pulse-Notify mode,
- Single-Pulse mode.

These interrupt modes are described in more details in the following subsections.

The register **IRQ\_EN** allows the enabling and disabling of an individual interrupt within an interrupt set. Independent of the configured mode, only enabled interrupts can signalize an interrupts on its signal *GTM\_<MOD>\_IRQ*.

The register **IRQ\_NOTIFY** collects the occurrence of interrupt events. The behavior for setting a bit in this register depends on the configured mode and thus it is described later on in the mode descriptions.

Independent of the configured mode any write access with value '1' to a bit in the register **IRQ\_NOTIFY** always clears the corresponding **IRQ\_NOTIFY** bit.

Moreover, the enabling of a disabled interrupt source with a write access to the register **IRQ\_EN** also clears the corresponding bit in the **IRQ\_NOTIFY** register but only if the error interrupt source **EIRQ\_EN** is disabled. However, if the enabling of a disabled interrupt is simultaneous to an incoming interrupt event, the interrupt event is dominant and the register **IRQ\_NOTIFY** is not cleared.

Additionally, each write access to the register **IRQ\_MODE**, clears all bits in the **IRQ\_NOTIFY** register. It should be notified that the clearing of **IRQ\_NOTIFY** is applied independently of the written data (e.g. no mode change).

Thus, a secure way for reconfiguring the interrupt mode of an interrupt set, is to disable all interrupts of the interrupt set with the register **IRQ\_EN**, define the new interrupt mode by writing register **IRQ\_MODE**, followed by enabling the desired interrupts with the register **IRQ\_EN**.

Thus, a secure way for reconfiguring the interrupt mode of an error interrupt set, is to disable all error interrupts of the error interrupt set with the register **EIRQ\_EN**, define the new interrupt mode by writing register **IRQ\_MODE**, followed by enabling the desired error interrupts with the register **EIRQ\_EN**.

The register **IRQ\_FORCINT** is used by software for triggering individual interrupts with a write access with value '1'. Since a write access to **IRQ\_FORCINT** only generates a single pulse, **IRQ\_FORCINT** is not implemented as a true register and thus any read access to **IRQ\_FORCINT** always results with a value of '0'.

The mechanism for triggering interrupts with **IRQ\_FORCINT** is globally disabled after reset. It has to be explicitly enabled by clearing the bit **RF\_PROT** in the register **GTM\_CTRL** (see **Chapter 28.4.9.3**)

For the modules AEI-bridge, BRC, FIFO, TIM, MCS, DPLL, SPE and CMP each interrupt may configured to raise instead of the normal interrupt an error interrupt if enabled by the corresponding error interrupt enable bit in register **EIRQ\_EN**. It is possible for one source to enable the normal interrupt and the error interrupt in parallel. Because both interrupt clear signals could reset the notify bit this is expected to cause problems in a system and therefore it is strongly recommended to not enable both interrupt types at the same point in time.

Similar to enabling an interrupt, the enabling of a disabled error interrupt source with a write access to the register **EIRQ\_EN** also clears the corresponding bit in the **IRQ\_NOTIFY** register only if the interrupt source **IRQ\_EN** is disabled. However, if the enabling of a disabled error interrupt is simultaneous to an incoming interrupt event, the interrupt event is dominant and the register **IRQ\_NOTIFY** is not cleared.

All enabled error interrupts are OR-combined inside the ICM and assigned to the dedicated GTM port  $gtm\_err\_irq$ . A corresponding input  $gtm\_err\_irq\_clr$  allows the reset of this error interrupt from outside the GTM (hardware clear).

To be able to detect the module source of the error interrupt the ICM provides the register ICM\_IRQG\_MEI.

The error interrupt causing channel can be determined for the module FIFO by evaluating the ICM register ICM\_IRQG\_CEIO.

The error interrupt causing channel can be determined for the modules TIM by evaluating the ICM register ICM\_IRQG\_CEI1...2.



The error interrupt causing channel can be determined for the modules MCS with all possible channel by evaluating the ICM register ICM\_IRQG\_MCS[i]\_CEI. In case of usage only the first 8 channels of each MCS the error interrupt causing channel can be determined by evaluating the ICM register ICM\_IRQG\_CEI3...4.

## 28.4.5.1 Level interrupt mode

The default interrupt mode is the Level Interrupt Mode. In this mode each occurred interrupt event is collected in the register **IRQ\_NOTIFY**, independent of the corresponding enable bit of register **IRQ\_EN** and **EIRQ\_EN**.

An interrupt event, which is defined as a pulse on the signal *Int\_out* of **Figure 16**, may be triggered by the interrupt source of the sub-module or by software performing a write access to the corresponding register **IRQ\_FORCINT**, with a disabled bit **RF\_PROT** in register **GTM\_CTRL**.




Figure 16 Level interrupt mode scheme

A collected interrupt bit in register **IRQ\_NOTIFY** may be cleared by a clear event, which is defined as a pulse on signal *Clear\_out* of **Figure 16**. A clear event can be performed by writing '1' to the corresponding bit in the register **IRQ\_NOTIFY** leading to a pulse on signals *SW\_clear*. A clear event may also result from an externally connected signal *GTM\_<MOD>\_IRQ\_CLR*, which is routed to the signal *HW\_clear* of **Figure 16**. However, the hardware clear mechanism is only possible, if the corresponding interrupt is enabled by register **IRQ\_EN**.

As **Table 9** shows, interrupt events are dominant in the case of a simultaneous interrupt event and clear event.

i able 9	Priority	of interrupt Events and Clear Eve	nts
----------	----------	-----------------------------------	-----

Int_in	Clear_in	Int_out	Clear_out
0	0	0	0
0	1	0	1
1	0	1	0
1	1	1	0

As shown in **Figure 16** an occurred interrupt event is signaled as a constant signal level with value 1 to the signal *IRQ\_bit*, if the corresponding interrupt is enabled in register **IRQ\_EN**.

With exception of the sub-modules ARU and DPLL, the signal *IRQ\_bit* is OR-combined with the neighboring *IRQ\_bit* signals of the same interrupt set and they are routed as a signal *IRQ\_line* to the interrupt concentrator module (ICM). The interrupt signals *IRQ\_bit* of the sub-modules DPLL and ARU are routed directly as a signal *IRQ\_line* to the sub-module ICM. In some cases (sub-modules TOM and ATOM) the ICM may further OR-combine



several *IRQ\_line* signals to an outgoing interrupt signal *GTM\_<MOD>\_IRQ*. In the other cases the *IRQ\_line* signals are directly connected to the outgoing signals *GTM\_<MOD>\_IRQ*, within the sub-module ICM.

The signal *IRQ\_occurred* is connected in a similar way as the signal *IRQ\_line*, however this signal is used for monitoring the interrupt state of the register **IRQ\_NOTIFY** in the registers of the ICM.

The additional error interrupt enable mechanism for level interrupt is shown below.




Figure 17 Level interrupt scheme for modules AEI-bridge, BRC, FIFO, TIM, MCS, DPLL, SPE, CMP

A collected interrupt bit in register **IRQ\_NOTIFY** may be cleared by a clear event, which is defined as a pulse on signal *Clear\_out* of **Figure 17**. A clear event can be performed by writing '1' to the corresponding bit in the register **IRQ\_NOTIFY** leading to a pulse on signals *SW\_clear*. A clear event may also result from the externally connected signal  $gtm_{\sim}MOD>_{irq_clr}$  or  $gtm_{\sim}err_{irq_clr}$ , which is routed as an  $HW_{\sim}clear$  to  $Clear_{\sim}in$  of **Figure 17**. However, the hardware clear mechanism is only possible, if the corresponding interrupt or error interrupt is enabled by register **IRQ\_EN** or **EIRQ\_EN**.

As it can be seen from the **Figure 17** an occurred interrupt event is signaled as a constant signal level with value 1 to the signal *IRQ\_bit*, if the corresponding interrupt is enabled in register **IRQ\_EN**.

### 28.4.5.2 Pulse interrupt mode

The Pulse interrupt mode behavior can be observed from Figure 18.






Figure 18 Pulse interrupt mode scheme

In Pulse Interrupt Mode each Interrupt Event will generate a pulse on the IRQ\_bit signal if IRQ\_EN is enabled.

As it can be seen from the figure, the interrupt bit in **IRQ\_NOTIFY** register is always cleared if **IRQ\_EN** is enabled.

However, if an interrupt is disabled in the register **IRQ\_EN**, an occurred interrupt event is captured in the register **IRQ\_NOTIFY**, in order to allow polling for disabled interrupts by software.

Disabled interrupts may be cleared by an interrupt clear event.

In Pulse interrupt mode, the signal IRQ\_occurred is always 0.

The additional error interrupt enable mechanism for pulse interrupt is shown below.




Figure 19 Pulse interrupt scheme for modules AEI-bridge, BRC, FIFO, TIM, MCS, DPLL, SPE, CMP

In Pulse Interrupt Mode each Interrupt Event will generate a pulse on the EIRQ\_bit signal if EIRQ\_EN is enabled.



As it can be seen from the figure, the interrupt bit in **IRQ\_NOTIFY** register is always cleared if **EIRQ\_EN** or **IRQ\_EN** are enabled.

However, if an error interrupt is disabled in the register **EIRQ\_EN**, an occurred error interrupt event is captured in the register **IRQ\_NOTIFY**, in order to allow polling for disabled error interrupts by software.

Disabled error interrupts may be cleared by an error interrupt clear event.

In Pulse interrupt mode, the signal EIRQ\_occurred is always 0.

# 28.4.5.3 Pulse-notify interrupt mode

In Pulse-notify Interrupt mode, all interrupt events are captured in the register **IRQ\_NOTIFY**. If an interrupt is enabled by the register **IRQ\_EN**, each interrupt event will also generate a pulse on the *IRQ\_bit* signal. The signal *IRQ\_occurred* will be high if interrupt is enabled in register **IRQ\_EN** and the corresponding bit of register **IRQ\_NOTIFY** is set. The Pulse-notify interrupt mode is shown in **Figure 20**.




Figure 20 Pulse-notify interrupt mode scheme

The additional error interrupt enable mechanism for pulse-notify interrupt is shown below




Figure 21 Pulse-notify interrupt scheme for modules AEI-bridge, BRC, FIFO, TIM, MCS, DPLL, SPE, CMP



In Pulse-notify Interrupt mode, all error interrupt events are captured in the register **IRQ\_NOTIFY**. If an error interrupt is enabled by the register **EIRQ\_EN**, each error interrupt event will also generate a pulse on the *EIRQ\_bit* signal. The signal *EIRQ\_occurred* will be high if error interrupt is enabled in register **EIRQ\_EN** and the corresponding bit of register **IRQ\_NOTIFY** is set. The Pulse-notify interrupt mode for error interrupts is shown in **Figure 21**.

# 28.4.5.4 Single-pulse interrupt mode

In Single-pulse Interrupt Mode, an interrupt event is always captured in the register **IRQ\_NOTIFY**, independent of the state of **IRQ\_EN**. However, only the first interrupt event of an enabled interrupt within a common interrupt set is forwarded to signal *IRQ\_line*. Additional interrupt events of the same interrupt set cannot generate pulses on the signal *IRQ\_line*, until the corresponding bits in register **IRQ\_NOTIFY** of enabled interrupts are cleared by a clear event. The *IRQ\_occurred* signal line will be high, if the **IRQ\_EN** and the **IRQ\_NOTIFY** register bits are set. The Single-pulse interrupt mode is shown in **Figure 22**.

The only exceptions are the modules ARU and DPLL. In these modules the *IRQ\_occurred* bit of each interrupt is directly connected (without OR-conjunction of neighboring *IRQ\_occurred* bits) to the inverter for suppressing further interrupt pulses.




Figure 22 Single-pulse interrupt mode scheme

To avoid unexpected IRQ behavior in the single pulse mode, all desired interrupt sources should be enabled by a single write access to **IRQ\_EN** and the notification bits should be cleared by a single write access to the register **IRQ\_NOTIFY**.

The additional error interrupt enable mechanism for single-pulse interrupt is shown below.