

#### 28.12 Time Base Unit (TBU)

#### 28.12.1 Overview

The Time Base Unit TBU provides common time bases for the GTM. The TBU sub-module is organized in channels, where the number of channels is device dependent. There are up to four channels implemented inside the TBU. The time base register **TBU\_CHO\_BASE** of TBU channel 0 is 27 bits wide and it is configurable whether the lower 24 bit or the upper 24 bit are provided to the GTM as signal *TBU\_TS0*. The two TBU channels 1 and 2 have a time base register **TBU\_CH[y]\_BASE** (y: 1, 2) of 24 bit length. The time base register value *TBU\_TS[y]* is provided to subsequent sub-modules of the GTM.

The time base register of TBU channel 3 **TBU\_CH3\_BASE** is 24 bit wide. It used as a modulo counter by **TBU\_CH3\_BASE\_MARK** to get a relative angle clock to **TBU\_CH[y]\_BASE**. The absolute angle clock value for the current **TBU\_CH3\_BASE** is captured in **TBU\_CH3\_BASE\_CAPTURE**.

TBU\_CH[y]\_BASE = TBU\_CH3\_BASE\_CAPTURE + ... + TBU\_CH3\_BASE\*TBU\_CH3\_BASE\_MARK

DIRy: direction value for time base y (y:1...2)

0 up counter

1 down counter

Note: The right-hand sum is limited to 24 bit.

The *TBU\_UP[y]* (y: 1...2) signals are set to high for a single SYS\_CLK period, whenever the corresponding signal *TBU\_TS[y]* (y: 1...2) is getting updated. The signal *TBU\_UP0\_L* is set to high for a single SYS\_CLK period if the signal *TBU\_TS0* and *TBU\_TS0* is getting updated and *TBU\_UP0\_H* is set to high for a single SYS\_CLK period, whenever the upper 24 bit of TBU\_TS0 are updated.

The time base channels can run independently of each other and can be enabled and disabled synchronously by control bits in a global TBU channel enable register **TBU\_CHEN**. **Figure 30** shows a block diagram of the Time Base Unit.






Figure 30 TBU Block Diagram



Dependent on the device a third TBU channel exists which offers the same functionality as time base channel 1.

The configuration of the independent time base channels TBU\_CH[z]\_BASE is done via the AEI interface. The TBU channel 0 to 2 may select one of the eight  $CMU\_CLK[x]$  (x: 0...7) signals coming from the CMU sub-module.

For TBU channels 1 and 2 an additional clock signal  $SUB\_INC[y]c$  (y: 1, 2) coming from the DPLL can be selected as input clock for the TBU\\_CH[y]\_BASE. This clock in combination with the DIR[y] signals determines the counter direction of the TBU\_CH[y]\_BASE.

The selected time stamp clock signal for the TBU\_CH0 sub-unit is served via the TS\_CLK signal line to the DPLL sub-module. The TS\_CLK signal equals the signal TBU\_UP0.

#### 28.12.2 TBU Channels

The time base values are generated within the TBU time base channels in two independent and one dependent operation modes.

In all modes, the time base register **TBU\_CH[z]\_BASE** (z: 0...3) can be initialized with a start value just before enabling the corresponding TBU channel.

Moreover, the time base register **TBU\_CH[z]\_BASE** (z: 0...3) can always be read in order to determine the actual value of the counter.

#### 28.12.2.1 Independent Modes

### 28.12.2.1.1 Free Running Counter Mode

TBU channel 0 provides a 27 bit counter in a free running counter mode. Dependent on the bit field **LOW\_RES** of register **TBU\_CHO\_CTRL**, the lower 24 bits (bit 0 to 23) or the upper 24 bits (bits 3 to 26) are provided to the GTM sub-modules.

TBU channel 1 and 2 provides a 24 bit counter in a free running counter mode enabled by reset CH\_MODE of register **TBU\_CH[y]\_CTRL** (y:1...2).

In TBU Free running counter mode, the time base register **TBU\_CH[v]\_BASE** (v:0...2) is updated on every specified incoming clock event by the selected signal *CMU\_CLK[x]* (x: 0...8) (dependent on **TBU\_CH[v]\_CTRL** (v:0...2) register). In general the time base register **TBU\_CH[v]\_BASE** is incremented on every *CMU\_CLK[x]* clock tick.

#### 28.12.2.1.2 Forward/Backward Counter Mode

TBU channel 1 and 2 provides a 24 bit forward/backward counter enabled by set CH\_MODE of register **TBU\_CH[y]\_CTRL** (y:1...2). In this mode the *DIR[y]* signal provided by the DPLL is taken into account.

The value of the time base register **TBU\_CH[y]\_BASE** is incremented in case when the *DIR[y]* signal equals '0' and decremented in case when the *DIR[y]* signal is '1'.

#### 28.12.2.2 Dependent Mode

#### 28.12.2.2.1 Modulo Counter Mode

TBU channel 3 provides a 24 bit forward/backward modulo counter. The clock SUB\_INC[y]c and counter direction DIR[y] provided by DPLL is selected by use\_CH2 of register TBU\_CH3\_CTRL.



The modulo value is defined in TBU\_CH3\_BASE\_MARK. In forward counter mode if TBU\_CH3\_BASE value is reaching TBU\_CH3\_BASE\_MARK TBU\_CH3\_BASE is reset and TBU\_TS[y] is captured in TBU\_CH3\_BASE\_CAPTURE. In backward counter mode if TBU\_CH3\_BASE value is reaching '0' TBU\_CH3\_BASE is set to TBU\_CH3\_BASE\_MARK and TBU\_TS[y] is captured in TBU\_CH3\_BASE\_CAPTURE.

### 28.12.3 TBU Configuration Register Overview

**Table 27 TBU Configuration Register Overview** 

Register Name	Description	see Page		
TBU_CHEN	TBU global channel enable	135		
TBU_CH0_CTRL	TBU channel 0 control	135		
TBU_CH0_BASE	TBU channel 0 base	136		
TBU_CH1_CTRL	TBU channel 1 control	137		
TBU_CH[y]_BASE	TBU channel y base	139		
TBU_CH2_CTRL	TBU channel 2 control	138		
TBU_CH3_CTRL	TBU channel 3 control	140		
TBU_CH3_BASE	TBU channel 3 base	140		
TBU_CH3_BASE_MARK	TBU channel 3 modulo value	141		
TBU_CH3_BASE_CAPTURE	TBU channel 3 base captured	141		

In a typical application the Time Base Unit (TBU) considers channels 0, 1 and 3 only. In this case register addresses 0x20...0x2C are reserved and shall be read as zero. Channel 2 can be additionally implemented on special highend application requirements.



# 28.12.4 TBU Register description

## 28.12.4.1 Register TBU\_CHEN

#### **TBU Global Channel Enable**

### TBU\_CHEN

TBU GI	lobal C	hannel	Enabl	е			(0001	00 <sub>H</sub> )		Application Reset Value: 0000 0000 <sub>H</sub>							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
								0									
								r									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	1	' I	' '	0	1	1	1	ENDIS	S_CH3	ENDIS	5_CH2	ENDIS	S_CH1	ENDIS	S_CH0		
	•			r				r	W	r	W	r	W	r	W		

Field	Bits	Туре	Description
ENDIS_CHx (x=0-3)	2*x+1:2*x	rw	TBU channel x enable/disable control Write / Read:  00 <sub>B</sub> Don't care, bits 1:0 will not be changed / channel disabled  01 <sub>B</sub> Channel disabled: is read as 00 (see below) /  10 <sub>B</sub> Channel enabled: is read as 11 (see below) /  11 <sub>B</sub> Don't care, bits 1:0 will not be changed / channel enabled
0	31:8	r	<b>Reserved</b> Read as zero, shall be written as zero.

# 28.12.4.2 Register TBU\_CH0\_CTRL

### **TBU Channel 0 Control Register**

#### TBU\_CH0\_CTRL

TBU C	hannel	0 Cont	rol Re	gister			(0001	04 <sub>H</sub> )		Ар	plicati	on Res	et Valu	e: 000	0 0000 <sub>H</sub>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1				0							'
1			1		1			r				1			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	i i	1	i i	0	1	1			1	СН	  _CLK_\$ 	SRC	LOW_ RES
				•		r	•			•			rw		rw



Field	Bits	Туре	Description
LOW_RES	0	rw	TBU_CH0_BASE register resolution
			The two resolutions for the TBU channel 0 can be used in the TIM channel
			0 and the DPLL sub-modules.
			This value can only be modified if channel 0 is disabled.
			0 <sub>B</sub> TBU channel uses lower counter bits (bit 0 to 23)
			1 <sub>B</sub> TBU channel uses upper counter bits (bit 3 to 26)
CH_CLK_SRC	3:1	rw	Clock source for channel x (x:02) time base counter
			This value can only be modified if channel 0 is disabled.
			000 <sub>B</sub> CMU_CLK0 selected
			001 <sub>B</sub> CMU_CLK1 selected
			010 <sub>B</sub> CMU_CLK2 selected
			011 <sub>B</sub> CMU_CLK3 selected
			100 <sub>B</sub> CMU_CLK4 selected
			101 <sub>B</sub> CMU_CLK5 selected
			110 <sub>B</sub> CMU_CLK6 selected
			111 <sub>B</sub> CMU_CLK7 selected
0	31:4	r	Reserved
			Read as zero, shall be written as zero.

# 28.12.4.3 Register TBU\_CH0\_BASE

## **TBU Channel 0 Base Register**

## TBU\_CH0\_BASE

TBU C	nannel	0 Base	Regist	er			(0001	08 <sub>H</sub> )		Application Reset Value: 0000 0000 <sub>H</sub>						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		0								BASE						
		r					1			rw						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	ı		ı	1	ı	ı	В	ASE	ı			1	1	1		
1							r	w								

Field	Bits	Туре	Description
BASE	26:0	rw	Time base value for channel 0 The value of BASE can only be written if the TBU channel 0 is disabled. If channel 0 is enabled, a read access to this register provides the current value of the underlying 27 bit counter.
0	31:27	r	Reserved Read as zero, shall be written as zero



# 28.12.4.4 Register TBU\_CH1\_CTRL

## TBU Channel 1 Control Register

<b>TBU</b>	CH1	<b>CTRL</b>

	I	1	I	<u>i</u>		0	1	1	1	1	<u>i</u>	СН	rw	RC	CH_M ODE
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		<u> </u>						r	l			1		l	
							(	0							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
TBU C	nannel	1 Cont	rol Reg	gister			(00010	)C <sub>H</sub> )		Ар	plicati	on Res	et Valu	e: 000	0 0000 <sup>L</sup>

Field	Bits	Туре	Description							
CH_MODE	0	rw	Channel mode This value can only be modified if channel 1 is disabled. In Free running counter mode the CMU clock source specified by CH_CLK_SRC is used for the counter. In Forward/Backward counter mode the SUB_INC1c clock signal in combination with the DIR1 input signal is used to determine the counter direction and clock frequency.  OB Free running counter mode  1B Forward/backward counter mode							
CH_CLK_SRC	3:1	rw	Clock source for channel 1 time base counter  This value can only be modified if channel 1 was disabled  000 <sub>B</sub> CMU_CLK0 selected  001 <sub>B</sub> CMU_CLK1 selected  010 <sub>B</sub> CMU_CLK2 selected  011 <sub>B</sub> CMU_CLK3 selected  100 <sub>B</sub> CMU_CLK4 selected  101 <sub>B</sub> CMU_CLK5 selected  110 <sub>B</sub> CMU_CLK5 selected  110 <sub>B</sub> CMU_CLK5 selected							
0	31:4	r	Reserved Read as zero, shall be written as zero.							



# 28.12.4.5 Register TBU\_CH2\_CTRL

## **TBU Channel 2 Control Register**

# TBU CH2 CTRL

TBU C	nannel		rol Reg	gister			(0001	L4 <sub>H</sub> )		Ар	plicati	on Res	et Valu	e: 000	0 0000 <sub>H</sub>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ı	,	,	,	•	•		<b>D</b>	,	•	,	ļ.	,	,	
	I	1	1	1	1	1		r	1	1	1	I	1	1	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						0						СН	I_CLK_S	SRC	CH_M ODE
1	1				1	r		I.		1		1	rw		rw

Field	Bits	Туре	Description							
CH_MODE	0	rw	Channel mode This value can only be modified if channel 2 is disabled. In Free running counter mode the CMU clock source specified by CH_CLK_SRC is used for the counter. In Forward/Backward counter mode the SUB_INC2c clock signal in combination with the DIR2 input signal is used to determine the counter direction and clock frequency.  OB Free running counter mode  1B Forward/backward counter mode							
CH_CLK_SRC	3:1	rw	Clock source for channel 2 time base counter  This value can only be modified if channel 2 was disabled  000 <sub>B</sub> CMU_CLK0 selected  001 <sub>B</sub> CMU_CLK1 selected  010 <sub>B</sub> CMU_CLK2 selected  011 <sub>B</sub> CMU_CLK3 selected  100 <sub>B</sub> CMU_CLK4 selected  100 <sub>B</sub> CMU_CLK5 selected  110 <sub>B</sub> CMU_CLK5 selected  110 <sub>B</sub> CMU_CLK5 selected							
0	31:4	r	Reserved Read as zero, shall be written as zero.							



V2.0.0

### **Generic Timer Module (GTM)**

# 28.12.4.6 Register TBU\_CH[y]\_BASE

## TBU Channel 1 Base Register

#### TBU CH1 BASE

TBU CI	hannel		Regist	ter			(0001	LO <sub>H</sub> )		Ар	plicati	on Res	et Valu	e: 0000	0000 <sub>H</sub>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•	•		0	•				1	'	ВА	SE	•	,	'
	1	1	1	r	1	<u>1</u>	<u>1</u>		<u> </u>	<u> </u>	r	W	1	<u>1</u>	1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	ı	1	ı	ı	ВА	SE	I	ı	ı	ı	ı	ı	1
1	1	1	1	1	1	1	r	W		1	1	1	1	1	

Field	Bits	Туре	Description
BASE	23:0	rw	Time base value for channel y (y: 1, 2) The value of BASE can only be written if the corresponding TBU channel y is disabled. If the corresponding channel y is enabled, a read access to this register provides the current value of the underlying counter.
0	31:24	r	Reserved Read as zero, shall be written as zero

### **TBU Channel 2 Base Register**

#### TBU\_CH2\_BASE

TBU CI	_ hannel	2 Base	Regist	er		(000118 <sub>H</sub> )				Application Reset Value: 0000 0000 <sub>H</sub>					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	•	D	•				•		BA	SE	'		'
	1	İ	1	r	İ	1	İ		İ	1	r	W	1	İ	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•	1	ı	ı	1	ı	BA	SE	1	ı					'
	1	1	1	1	1	1	r	\ <b>\</b> /	1	1	1	1	1	1	1

Field	Bits	Туре	Description
BASE	23:0	rw	Time base value for channel y (y: 1, 2) The value of BASE can only be written if the corresponding TBU channel y is disabled. If the corresponding channel y is enabled, a read access to this register provides the current value of the underlying counter.
0	31:24	r	Reserved Read as zero, shall be written as zero



# 28.12.4.7 Register TBU\_CH3\_CTRL

### **TBU Channel 3 Control Register**

TBU C	hannel	3 Cont	rol Reg	gister		(00011C <sub>H</sub> )				Application Reset Value: 0000 0001,					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								<b>D</b>							
						II.		r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					0	'		'			USE_C H2		0		CH_M ODE
					r	1		1			rw		r		r

Field	Bits	Туре	Description
CH_MODE	0	r	Channel mode 1 = Forward/backward counter mode
USE_CH2	4	rw	Channel selector for modulo counter  This value can only be modified if channel 3 was disabled  0 <sub>B</sub> TBU_CH1 values used (SUB_INC1c for clock, DIR1 for counter direction, TBU_TS1 for capturing)  1 <sub>B</sub> TBU_CH2 values used (SUB_INC2c for clock, DIR2 for counter direction, TBU_TS2 for capturing)
0	3:1, 31:5	r	<b>Reserved</b> Read as zero, shall be written as zero.

# 28.12.4.8 Register TBU\_CH3\_BASE

### **TBU Channel 3 Base Register**

### TBU\_CH3\_BASE

TBU C	hannel	3 Base	Regist	er			(0001	20 <sub>H</sub> )		Application Reset Value: 0000 0000						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	!			0	·	,			·	,	ВА	SE		·	!	
1	I	1	1	r	I	1	1		I	1	r	W	I	I	1 1	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1	1	1	1	ı	1	BA	<b>\SE</b>	ı	1	1	ı	ı	ı		
	1	1	ı	ı.	1	ı	r	W	1	ı	ı					



Field	Bits	Туре	Description
BASE	23:0	rw	Time base value for channel 3 The value of BASE can only be written if the corresponding TBU channel 3 is disabled. If the corresponding channel 3 is enabled, a read access to this register provides the current value of the underlying counter.
0	31:24	r	Reserved Read as zero, shall be written as zero

### 28.12.4.9 Register TBU\_CH3\_BASE\_MARK

#### **TBU Channel 3 Modulo Value Register**

TBU_C	H3_BA	SE_MA	RK													
TBU C	TBU Channel 3 Modulo Value Register						(000124 <sub>H</sub> )				Application Reset Value: 0000 000					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	ı	ı	'	0	1	ı	1		ı	I	BASE_	MARK	ı	ı	1	
	1	1	1	r	1	1	Ī		İ	Ī	r	W	İ	1		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				'	'		BASE	MARK	ļ.	,	'		ļ.		'	
	Ī.	Ī.	Ī.	ľ	Ī.	ı	r	W	I	I	Ī.	Ī.	I	Ī.	i	

Field	Bits	Type	Description
BASE_MARK	23:0	rw	Modulo value for channel 3
			The value of <b>BASE_MARK</b> can only be written if the corresponding TBU
			channel 3 is disabled.
0	31:24	r	Reserved
			Read as zero, shall be written as zero.

## 28.12.4.10Register TBU\_CH3\_BASE\_CAPTURE

#### **TBU Channel 3 Base Captured Register**

#### TBU\_CH3\_BASE\_CAPTURE $(000128_{H})$ Application Reset Value: 0000 0000<sub>H</sub> **TBU Channel 3 Base Captured Register** 25 22 20 16 0 BASE\_CAPTURE 10 15 14 13 12 11 6 BASE\_CAPTURE

# **AURIX™ TC3xx**



### **Generic Timer Module (GTM)**

Field	Bits	Туре	Description
BASE_CAPTU RE	23:0	r	Captured value of time base channel 1 or 2 When USE_CH2=0, TBU_TS1 is captured, and if USE_CH2 is set TBU_TS2
0	31:24	r	is captured.  Reserved
			Read as zero, shall be written as zero.