

## **Generic Timer Module (GTM)**

Alternatively, clock source six and seven (CMU\_CLK6 and CMU\_CLK7) may provide the signal SUB\_INC1 and SUB\_INC2 coming from module DPLL as clock enable signal depending on the bit field CLK\_SEL(1:0) of the register CMU\_CLK\_6\_CTRL and on the bit field CLK\_SEL(1:0) of the register CMU\_CLK\_7\_CTRL.

CMU\_CLK8 is switched by CLK8\_EXT\_DIVIDER of the register CMU\_CLK\_CTRL between CLS0\_CLK and CMU\_ECLK0.

To switch the clock reference CMU\_GCLK\_EN with CMU\_ECLK1\_EN an input selector are used in all Clock Source Divider. The CMU\_ECLK1\_EN source is enabled by setting the appropriate bit field CMU[x]\_EXT\_DIVIDER in the register CMU\_CLK\_CTRL.

To avoid unexpected behavior of the hardware, the configuration of register **CMU\_CLK\_[x]\_CTRL** and **CMU\_CLK\_CTRL** can only be changed, when the corresponding clock signal *CMU\_CLK[x]* and *CMU\_ECLK[1]* is disabled.

Further, any changes to the registers **CMU\_GCLK\_NUM** and **CMU\_GCLK\_DEN** can only be performed, when all clock enable signals *CMU\_CLK[x]* and the **EN\_FXCLK** bit inside the **CMU\_CLK\_EN** register are disabled.

The clock source signals  $CMU\_CLK[x]$  (x: 0...7) and  $CMU\_FXCLK[y]$  are implemented in form of enable signals for the corresponding registers, which means that the actual clock signal of all registers always use the  $CLSO\_CLK$  signal.

The hardware guarantees that all clock signals  $CMU\_CLK[x]$  (x: 0...7), which were enabled simultaneous, are synchronized to each other. Simultaneous enabling does mean that the bits  $EN\_CLK[x]$  in the register  $CMU\_CLK\_EN$  are set by the same write access.




Figure 28 Wave Form of Generated Clock Signal CMU\_CLK[x]

## 28.10.4 Fixed Clock Generation (FXU)

The FXU sub-unit generates fixed clock enables out of the *CMU\_GCLK\_EN* or one of the eight *CMU\_CLK[x]* enable signal depending on the **FXCLK\_SEL** bit field of the **CMU\_FXCLK\_CTRL** register. These clock enables are used for the PWM generation inside the TOM modules.

All clock enables *CMU\_FXCLK[y]* can be enabled or disabled simultaneous by setting the appropriate bit field **EN\_FXCLK** in the register **CMU\_CLK\_EN**.

The dividing factors are defined as  $2^0$ ,  $2^4$ ,  $2^8$ ,  $2^{12}$ , and  $2^{16}$ . The signals  $CMU\_FXCLK[y]$  are implemented in form of enable signals for the corresponding registers (see also **Figure 28**)

## 28.10.5 External Generation Unit (EGU)

The EGU sub-unit generate up to three separate clock output signals CMU\_ECLK[z] (z: 0...2).

Each of these clock signals is derived from the corresponding External Clock Divider z sub block, which generates a clock signal derived from the GTM input clock *CLSO\_CLK*.

In contrast to the signals  $CMU\_CLK[x]$  and  $CMU\_FXCLK[y]$ , which are treated as simple enable signals for the registers, the signals  $CMU\_ECLK[z]$  have a duty cycle of about 50% that is used as a true clock signal for external peripheral components.