

## Generic Timer Module (GTM)

### 28.10.2 Global Clock Divider

The sub block Global Clock Divider can be used to divide the CMU primary source signal CLS0\_CLK into a common subdivided clock signal.

The divided clock signal of the sub block Global Clock Divider is implemented as an enable signal that enables dedicated clocks from the CLS0\_CLK signal to generate the user specified divided clock frequency.

The resulting fractional divider (Z/N) specified through equation:

$$T_{CMU\_GCLK\_EN} = (Z/N) * T_{CLS0\_CLK}$$

is implemented according the following algorithm

(Z: CMU\_GCLK\_NUM(23:0); N: CMU\_GCLK\_DEN(23:0); Z, N > 0)

(1) Set remainder (R), operand1 (<i>OP1</i>) and operand2 (<i>OP2</i>) register during INIT-phase (with implicit conversion to signed):

$$R = Z, OP1 = N, OP2 = N - Z;$$

(2) After leaving INIT-phase (at least one CMU\_CLK[x] has been enabled) the sign of remainder R for each CLS0\_CLK cycle will be checked:

(3) If  $R > 0$  keep updating remainder and keep CMU\_GCLK\_EN = '0':

$$R = R - OP1;$$

(4) If  $R < 0$  update remainder and set CMU\_GCLK\_EN = '1':

$$R = R - OP2$$

After at most  $(Z/N+1)$  subtractions (3) there will be a negative R and an active phase of the generated clock enable (for one cycle) will be triggered (4). The remainder R is a measure for the distance to a real Z/N clock and will be regarded for the next generated clock enable cycle phase. The new R value will be  $R = R + (Z - N)$ . In the worst case the remainder R will sum up to an additional cycle in the generated clock enable period after Z-cycles. In the other cases equally distributed additional cycles will be inserted for the generated clock enable. If Z is an integer multiple of N no additional cycles will be included for the generated clock enable at all.

Note that for a better resource sharing all arithmetic has been reduced to subtractions and the initialization of the remainder R uses the complement of (Z-N).

### 28.10.3 Configurable Clock Generation sub-unit (CFGU)

The CMU sub-unit CFGU provides up to eight configurable clock divider blocks that divide the common CMU\_GCLK\_EN signal into dedicated enable signals for the GTM sub blocks.

The configuration of the eight different clock signals CMU\_CLK[x] (x: 0...7) always depends on the configuration of the global clock enable signal CMU\_GCLK\_EN. Additionally, each clock source has its own configuration data, provided by the control register CMU\_CLK[x]\_CTRL (x=0...7).

According to the configuration of the Global Clock Divider, the configuration of the Clock Source x Divider is done by setting an appropriate value in the bit field CLK\_CNT[x] of the register CMU\_CLK[x]\_CTRL.

The frequency  $f_x = 1/T_x$  of the corresponding clock enable signal CMU\_CLK[x] can be determined by the unsigned representation of CLK\_CNT[x] of the register CMU\_CLK[x]\_CTRL in the following way:

$$T_{CMU\_CLK[x]} = (CLK\_CNT[x] + 1) * T_{CMU\_GCLK\_EN}$$

The corresponding wave form is shown in [Figure 28](#).

Each clock signal CMU\_CLK[x] can be enabled individually by setting the appropriate bit field EN\_CLK[x] in the register CMU\_CLK\_EN. Except for CMU\_CLK6 and CMU\_CLK7 individual enabling and disabling is active only if CLK\_SEL is reset.