


Generic Timer Module (GTM)

28.6.5 BRC Configuration Register Description

28.6.5.1 Register BRC_SRC_[z]_ADDR

BRC Read Address for Input Channel z

BRC_SRC_z_ADDR (z=0-11)

BRC Read Address for Input Channel z (000400_H+z*8)Application Reset Value: 0000 01FE_H

Field	Bits	Type	Description
ADDR	8:0	rw	Source ARU address. Defines an ARU read address used as data source for input channel z This bit field is only writable if channel is disabled.
BRC_MODE	12	rw	BRC_MODE: BRC Operation mode select This bit field is only writable if channel is disabled. 0 _B Consistency Mode (DCM) selected 1 _B Maximum Throughput Mode (MTM) selected
0	11:9, 31:13	r	Reserved Read as zero, shall be written as zero.

Generic Timer Module (GTM)

28.6.5.2 Register BRC_SRC_[z]_DEST

BRC Destination Channels for Input Channel z

BRC_SRC_z_DEST (z=0-11)

BRC Destination Channels for Input Channel z(000404_H+z*8)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0									EN_TRASHBIN	EN_DEST21	EN_DEST20	EN_DEST19	EN_DEST18	EN_DEST17	EN_DEST16
r									rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EN_DEST15	EN_DEST14	EN_DEST13	EN_DEST12	EN_DEST11	EN_DEST10	EN_DEST9	EN_DEST8	EN_DEST7	EN_DEST6	EN_DEST5	EN_DEST4	EN_DEST3	EN_DEST2	EN_DEST1	EN_DEST0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
EN_DESTq (q=0-21)	q	rw	Enable BRC destination address q The bits 0 to 21 are cleared by auto correction mechanism if a destination channel is assigned to multiple source channels. When a BRC input channel is disabled (all EN_DESTq (q: 0...21) bits are reset to zero), the internal states are reset to their reset value. 0 _B Destination address q not mapped to source BRC_SRC_[x]_ADDR 1 _B Destination address q mapped to source BRC_SRC_[x]_ADDR
EN_TRASHBIN	22	rw	EN_TRASHBIN: Control trash bin functionality When bit EN_TRASHBIN is enabled bits 0 to 21 are ignored for this input channel. Therefore, the bits 0 to 21 are set to zero (0) when trash bin functionality is enabled. 0 _B Trash bin functionality disabled 1 _B Trash bin functionality enabled
0	31:23	r	Reserved Read as zero, shall be written as zero.

Generic Timer Module (GTM)

28.6.5.3 Register BRC_IRQ_NOTIFY

BRC Interrupt Notification Register

BRC_IRQ_NOTIFY

BRC Interrupt Notification Register

(000460_H)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0			DID11	DID10	DID9	DID8	DID7	DID6	DID5	DID4	DID3	DID2	DID1	DID0	DEST_ERR
r			rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
DEST_ERR	0	rw	Configuration error interrupt for BRC sub-module This bit will be cleared on a CPU write access of value '1'. (As the bit is rw, otherwise no clear.) A read access leaves the bit unchanged. 0 _B No BRC configuration error occurred 1 _B BRC configuration error occurred
DIDx (x=0-11)	x+1	rw	Data inconsistency occurred for channel x in MTM mode This bit will be cleared on a CPU write access of value '1'. A read access leaves the bit unchanged.
0	31:13	r	Reserved Read as zero, shall be written as zero

Generic Timer Module (GTM)

28.6.5.4 Register BRC_IRQ_EN

BRC Interrupt Enable Register

BRC_IRQ_EN

BRC Interrupt Enable Register

(000464_H)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0			DID_I RQ_E N11	DID_I RQ_E N10	DID_I RQ_E N9	DID_I RQ_E N8	DID_I RQ_E N7	DID_I RQ_E N6	DID_I RQ_E N5	DID_I RQ_E N4	DID_I RQ_E N3	DID_I RQ_E N2	DID_I RQ_E N1	DID_I RQ_E N0	DEST_ ERR_I RQ_E N
r			rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
DEST_ERR_IRQ_EN	0	rw	BRC_DEST_ERR_IRQ interrupt enable 0 _B Disable interrupt, interrupt is not visible outside GTM 1 _B Enable interrupt, interrupt is visible outside GTM
DID_IRQ_ENx (x=0-11)	x+1	rw	Enable DID interrupt for channel x 0 _B Disable interrupt, interrupt is not visible outside GTM 1 _B Enable interrupt, interrupt is visible outside GTM
0	31:13	r	Reserved Read as zero, shall be written as zero

Generic Timer Module (GTM)

28.6.5.5 Register BRC_IRQ_FORCINT

BRC Force Interrupt Register

BRC_IRQ_FORCINT

BRC Force Interrupt Register

(000468_H)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0			TRG_D ID11	TRG_D ID10	TRG_D ID9	TRG_D ID8	TRG_D ID7	TRG_D ID6	TRG_D ID5	TRG_D ID4	TRG_D ID3	TRG_D ID2	TRG_D ID1	TRG_D ID0	TRG_D EST_ER R
r			rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
TRG_DEST_ER R	0	rw	Trigger destination error interrupt This bit is cleared automatically after write. This bit is write protected by bit RF_PROT of register GTM_CTRL. 0 _B Corresponding bit in status register will not be forced 1 _B Assert corresponding field in BRC_IRQ_NOTIFY register
TRG_DIDx (x=0-11)	x+1	rw	Trigger DID interrupt for channel x This bit is cleared automatically after write. This bit is write protected by bit RF_PROT of register GTM_CTRL.
0	31:13	r	Reserved Read as zero, shall be written as zero

28.6.5.6 Register BRC_IRQ_MODE

BRC Interrupt Mode Configuration Register

BRC_IRQ_MODE

BRC Interrupt Mode Configuration Register

(00046C_H)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0														IRQ_MODE	
r														rw	

Generic Timer Module (GTM)

Field	Bits	Type	Description
IRQ_MODE	1:0	rw	IRQ mode selection Note: The interrupt modes are described in Section 28.4.5 . 00 _B Level mode 01 _B Pulse mode 10 _B Pulse-Notify mode 11 _B Single-Pulse mode
0	31:2	r	Reserved Read as zero, shall be written as zero

28.6.5.7 Register BRC_EIRQ_EN

BRC Error Interrupt Enable Register

BRC_EIRQ_EN

BRC Error Interrupt Enable Register

(000474_H)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0			DID_EIRQ_EN11	DID_EIRQ_EN10	DID_EIRQ_EN9	DID_EIRQ_EN8	DID_EIRQ_EN7	DID_EIRQ_EN6	DID_EIRQ_EN5	DID_EIRQ_EN4	DID_EIRQ_EN3	DID_EIRQ_EN2	DID_EIRQ_EN1	DID_EIRQ_EN0	DEST_ERR_EIRQ_EN
r			rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
DEST_ERR_EIRQ_EN	0	rw	BRC_DEST_ERR_EIRQ error interrupt enable 0 _B Disable error interrupt, error interrupt is not visible outside GTM 1 _B Enable error interrupt, error interrupt is visible outside GTM
DID_EIRQ_EN x (x=0-11)	x+1	rw	Enable DID interrupt for channel x 0 _B Disable error interrupt, error interrupt is not visible outside GTM 1 _B Enable error interrupt, error interrupt is visible outside GTM
0	31:13	r	Reserved Read as zero, shall be written as zero.

Generic Timer Module (GTM)

28.6.5.8 Register BRC_RST

BRC Software Reset Register

BRC_RST

BRC Software Reset Register

(000470_H)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0															RST
r															rw

Field	Bits	Type	Description
RST	0	rw	Software reset This bit is cleared automatically after write by CPU. The channel registers are set to their reset values and channel operation is stopped immediately. 0 _B No action 1 _B Reset BRC
0	31:1	r	Reserved Read as zero, shall be written as zero