

## Generic Timer Module (GTM)

## 28.11.4 CCM Configuration Register description

## 28.11.4.1 Register CCM[i]\_PROT

## CCMi Protection Register

CCMi\_PROT (i=0-11)

CCMi Protection Register

(0E21FC<sub>H</sub>+i\*200<sub>H</sub>)Application Reset Value: 0000 0001<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0														CLS_P ROT	
r														rw	

Field	Bits	Type	Description
CLS_PROT	0	rw	<b>Cluster Protection</b> 0 <sub>B</sub> Write protection of cluster configuration registers is disabled 1 <sub>B</sub> Write protection of cluster configuration registers is enabled
0	31:1	r	<b>Reserved</b> Read as zero, shall be written as zero.

## 28.11.4.2 Register CCM[i]\_CFG

## CCMi Configuration Register

**NOTE:** The module specific clock enable registers (bit field **EN\_\***) are only implemented if the corresponding module is available in the i-th cluster.

**NOTE:** For the Clusters greater than 4, (only 100MHz capable), the only allowed settings for the CLS\_CLK\_DIV are 00 and 10 (clock divider 2).

CCMi\_CFG (i=0-11)

CCMi Configuration Register

(0E21F8<sub>H</sub>+i\*200<sub>H</sub>)Application Reset Value: XXXX XXXX<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
TBU_D IR2	TBU_D IR1	0													
r	r	r													CLS_CLK_DIV r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0								EN_C MP_M ON	EN_PS M	EN_BR C	EN_DP LL_MA P	EN_M CS	EN_AT OM_A DTM	EN_TO M_SPE _TDT M	EN_TI M
r								rw	rw	rw	rw	rw	rw	rw	rw

## Generic Timer Module (GTM)

Field	Bits	Type	Description
<b>EN_TIM</b>	0	rw	<b>Enable TIM</b> This bit is only writable if bit field <b>CLS_PROT</b> of register <b>CCM[i]_PROT</b> is cleared. 0 <sub>B</sub> Disable clock signal for sub module TIM 1 <sub>B</sub> Enable clock signal for sub module TIM
<b>EN_TOM_SPE_TDTM</b>	1	rw	<b>Enable TOM, SPE and TDTM</b> This bit is only writable if bit field <b>CLS_PROT</b> of register <b>CCM[i]_PROT</b> is cleared. 0 <sub>B</sub> Disable clock signal for modules TOM, SPE, and their related DTM modules 1 <sub>B</sub> Enable clock signal for modules TOM, SPE, and their related DTM modules.
<b>EN_ATOM_ADTM</b>	2	rw	<b>Enable ATOM and ADTM</b> This bit is only writable if bit field <b>CLS_PROT</b> of register <b>CCM[i]_PROT</b> is cleared. 0 <sub>B</sub> Disable clock signal for modules ATOM and their related DTM modules. 1 <sub>B</sub> Enable clock signal for modules ATOM and their related DTM modules.
<b>EN_MCS</b>	3	rw	<b>Enable MCS</b> This bit is only writable if bit field <b>CLS_PROT</b> of register <b>CCM[i]_PROT</b> is cleared. 0 <sub>B</sub> Disable clock signal for module MCS 1 <sub>B</sub> Enable clock signal for module MCS
<b>EN_DPLL_MAP</b>	4	rw	<b>Enable DPLL and MAP</b> This bit is only writable if bit field <b>CLS_PROT</b> of register <b>CCM[i]_PROT</b> is cleared. 0 <sub>B</sub> Disable clock signal for modules DPLL and MAP 1 <sub>B</sub> Enable clock signal for modules DPLL and MAP
<b>EN_BRC</b>	5	rw	<b>Enable BRC</b> This bit is only writable if bit field <b>CLS_PROT</b> of register <b>CCM[i]_PROT</b> is cleared. 0 <sub>B</sub> Disable clock signal for module BRC 1 <sub>B</sub> Enable clock signal for module BRC
<b>EN_PSM</b>	6	rw	<b>Enable PSM</b> This bit is only writable if bit field <b>CLS_PROT</b> of register <b>CCM[i]_PROT</b> is cleared. 0 <sub>B</sub> Disable clock signal for module PSM 1 <sub>B</sub> Enable clock signal for module PSM
<b>EN_CMP_MON</b>	7	rw	<b>Enable CMP and MON</b> This bit is only writable if bit field <b>CLS_PROT</b> of register <b>CCM[i]_PROT</b> is cleared. 0 <sub>B</sub> Disable clock signal for modules CMP and MON 1 <sub>B</sub> Enable clock signal for modules CMP and MON

## Generic Timer Module (GTM)

Field	Bits	Type	Description
<b>CLS_CLK_DIV</b>	17:16	r	<b>Cluster Clock Divider</b> The value of this bit field mirrors the bit field <b>CLS[i]_CLK_DIV</b> of register <b>GTM_CLS_CLK_CFG</b> , whereas i equals the cluster index. 00 <sub>B</sub> Cluster is disabled 01 <sub>B</sub> Cluster is enabled without clock divider 10 <sub>B</sub> Cluster is enabled with clock divider 2 11 <sub>B</sub> Reserved, do not use.
<b>TBU_DIR1</b>	30	r	<b>DIR1 input signal of module TBU</b> 0 <sub>B</sub> Indicating forward direction 1 <sub>B</sub> Indicating backward direction
<b>TBU_DIR2</b>	31	r	<b>DIR2 input signal of module TBU</b> 0 <sub>B</sub> Indicating forward direction 1 <sub>B</sub> Indicating backward direction
<b>0</b>	15:8, 29:18	r	<b>Reserved</b> Read as zero, shall be written as zero.

## 28.11.4.3 Register CCM[i]\_CMU\_CLK\_CFG

## CCMi CMU Clock Configuration Register

The bit fields of this register are only writable if bit field **CLS\_PROT** of register **CCM[i]\_PROT** is cleared.

## CCMi\_CMU\_CLK\_CFG (i=0-11)

CCMi CMU Clock Configuration Register (0E21F0<sub>H</sub>+i\*200<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	CLK7_SRC	0	CLK6_SRC	0	CLK5_SRC	0	CLK4_SRC								
r	rw	r	rw	r	rw	r	rw					r		rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	CLK3_SRC	0	CLK2_SRC	0	CLK1_SRC	0	CLK0_SRC								
r	rw	r	rw	r	rw	r	rw					r		rw	

Field	Bits	Type	Description
<b>CLKx_SRC (x=0-7)</b>	4*x+1:4*x	rw	<b>Clock x source signal selector</b> 00 <sub>B</sub> Use CMU_CLKx signal of CMU as CMU_CLKx signal within cluster 01 <sub>B</sub> Use CMU_CLK8 signal of CMU as CMU_CLKx signal within cluster 10 <sub>B</sub> Use TIM[i]_EXT_CAPTURE(x) signal as CMU_CLKx signal within cluster 11 <sub>B</sub> Reserved

## Generic Timer Module (GTM)

Field	Bits	Type	Description
0	31:30, 27:26, 23:22, 19:18, 15:14, 11:10, 7:6, 3:2	r	<b>Reserved</b> Read as zero, shall be written as zero.

## 28.11.4.4 Register CCM[i]\_CMU\_FXCLK\_CFG

## CCMi CMU Fixed Clock Configuration Register

CCMi\_CMU\_FXCLK\_CFG (i=0-11)

CCMi CMU Fixed Clock Configuration Register(0E21F4<sub>H</sub>+i\*200<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0												FXCLK0_SRC			
r												rw			

Field	Bits	Type	Description
FXCLK0_SRC	3:0	rw	<b>Fixed clock 0 source signal selector</b> Bit field values that are not mentioned above are reserved. These bits are only writable if bit field <b>CLS_PROT</b> of register <b>CCM[i]_PROT</b> is cleared. 0 <sub>H</sub> Use CMU_FXCLK0 signal of CMU as CMU_FXCLK0 signal within cluster 1 <sub>H</sub> Use CMU_CLK8 signal of CMU as CMU_FXCLK0 signal within cluster
0	31:4	r	<b>Reserved</b> Read as zero, shall be written as zero.

## 28.11.4.5 Register CCM[i]\_AEIM\_STA


## CCMi MCS Bus Master Status Register

**Note:** Only the first invalid AEIM bus master access of the MCS is updating this register with the invalid AEIM address (bit field AEIM\_XPT\_ADDR) and the reason of the invalid access (bit field AEIM\_XPT\_STA). A write access to this register (independent of the written data) always resets the bit fields AEIM\_XPT\_STA and AEIM\_XPT\_ADDR, and the next invalid AEIM access is captured by this register, again.

**Note:** If the i-th cluster does not provide an MCS module, this register is not available.

## Generic Timer Module (GTM)

## CCMi\_AEIM\_STA (i=0-11)


CCMi MCS Bus Master Status Register (0E21D8<sub>H</sub>+i\*200<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

Field	Bits	Type	Description
AEIM_XPT_ADDR	15:0	rw	<b>Exception Address</b> Invalid bus master (AEIM) address of MCS module.
AEIM_XPT_STA	25:24	rw	<b>AEIM exception status</b> 00 <sub>B</sub> No invalid MCS bus master access occurred 01 <sub>B</sub> Invalid byte addressing of MCS bus master access 10 <sub>B</sub> Illegal module access of MCS bus master access 11 <sub>B</sub> Invalid MCS bus master access to an unsupported address
0	23:16, 31:26	r	<b>Reserved</b> Read as zero, shall be written as zero.

## 28.11.4.6 Register CCM[i]\_ARP[z]\_CTRL

## CCM0 Address Range Protector z Control Register

## CCMi\_ARPz\_CTRL (i=0-9;z=0-9)

CCMi Address Range Protector z Control Register(0E2000<sub>H</sub>+i\*200<sub>H</sub>+z\*8) Application Reset Value: 0003 0000<sub>H</sub>

## Generic Timer Module (GTM)

Field	Bits	Type	Description
<b>ADDR</b>	15:0	rw	<b>ARP base address</b> Base address for address range protector z. Only the bits 5 to AAW-1 of this bit field are implemented as registers. The bits AAW to 15 are reserved bits and always read and written as zeros. The bits 0 and 1 are functionally used for the definition of an ARP but they are always read and written as zeros. The actual base address for a protected address range is only defined by the upper AAW-( <b>SIZE</b> +2) bits (bit position 2+ <b>SIZE</b> to bit position AAW-1) of bit field <b>ADDR</b> . The lower <b>SIZE</b> +2 bits (bit 0 to <b>SIZE</b> +1) are ignored for the address calculation and assumed as zeros. This bit field is only writable if bit field <b>CLS_PROT</b> of register <b>CCM[i]_PROT</b> is cleared.
<b>SIZE</b>	19:16	rw	<b>Size of ARP</b> Size of memory range protector z. The actual size of a protected memory range is defined as $2^{\text{SIZE}}$ address locations, whereas the bit field <b>SIZE</b> is interpreted as an unsigned integer number. This bit field is only writable if bit field <b>CLS_PROT</b> of register <b>CCM[i]_PROT</b> is cleared.
<b>DIS_PROT</b>	24	rw	<b>Disable ARP protection</b> This bit field is only writable if bit field <b>CLS_PROT</b> of register <b>CCM[i]_PROT</b> is cleared. 0 <sub>B</sub> Bit WPROTx (WPROT_AEI) defines write protection for selected address range 1 <sub>B</sub> Bit WPROTx (WPROT_AEI) explicitly allows write access to selected address range
<b>WPROT_AEI</b>	31	rw	<b>AEI slave write protection</b> The address range interval that is protected by this ARP can be calculated as $[(\text{ADDR AND NOT } 4 * (2^{\text{SIZE}} - 1)); (\text{ADDR AND NOT } 4 * (2^{\text{SIZE}} - 1)) + 4 * (2^{\text{SIZE}} - 1)]$ , assuming a byte-wise addressing, an unsigned integer representation for the bit fields <b>SIZE</b> and <b>ADDR</b> . NOT and AND are bitwise logical operators. The incrementation interval for neighboring memory locations is always 4. This bit field is only writable if bit field <b>CLS_PROT</b> of register <b>CCM[i]_PROT</b> is cleared. 0 <sub>B</sub> Write protection to address range from AEI slave is disabled 1 <sub>B</sub> Write protection to address range from AEI slave is enabled
<b>0</b>	23:20, 30:25	r	<b>Reserved</b> Read as zero, shall be written as zero.

## 28.11.4.7 Register CCM[i]\_ARP[z]\_PROT

## CCM0 Address Range Protector z Protection Register

Only the first T bits of this register (bit 0 to T-1) are functionally implemented. The other bits (bit T to 31) are reserved bits. Parameter T reflects the number of available MCS channels in the cluster's MCS module. These bit fields of this register are only writable if bit field **CLS\_PROT** of register **CCM[i]\_PROT** is cleared.

## Generic Timer Module (GTM)

The meaning of the bit fields **WPROTx** can be changed by the bit field **DIS\_PROT** of register **CCM[i]\_ARP[z]\_CTRL**.

### CCMi\_ARPz\_PROT (i=0-9; z=0-9)

**CCMi Address Range Protector z Protection Register**(0E2004<sub>H</sub>+i\*200<sub>H</sub>+z\*8)    **Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0								WPRO T7	WPRO T6	WPRO T5	WPRO T4	WPRO T3	WPRO T2	WPRO T1	WPRO T0
r								rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
WPROTy (y=0-7)	y	rw	<b>Write Protection MCS channel y</b> 0 <sub>B</sub> Write protection to ARP's address range for MCS channel y is disabled 1 <sub>B</sub> Write protection to ARP's address range for MCS channel y is enabled
0	31:8	r	<b>Reserved</b> Read as zero, shall be written as zero.

### 28.11.4.8 Register CCM[i]\_HW\_CONF

#### CCMi Hardware Configuration Register

#### CCMi\_HW\_CONF (i=0-11)

**CCMi Hardware Configuration Register**    (0E21DC<sub>H</sub>+i\*200<sub>H</sub>)    **Application Reset Value: 084F 022E<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0		INT_C LK_EN _GEN	TOM_TRIG_INTCHAIN					ATOM_TRIG_INTCHAIN				IRQ_M ODE_S INGLE _PULS	IRQ_M ODE_P ULSE_ NOTIF	IRQ_M ODE_P ULSE	IRQ_M ODE_L EVEL
r		r	r					r				r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	ARU_C ONNE CT_CO NFIG	ERM	RAM_I NIT_R ST	TOM_TRIG_CHAIN			TOM_ OUT_ RST	ATOM_TRIG_CHAIN			ATOM_ OUT_ RST	CFG_C LOCK_ RATE	SYNC_ INPUT_ _REG	BRIDG E_MO DE_RS T	GRSTE N
r	r	r	r	r			r	r			r	r	r	r	r

## Generic Timer Module (GTM)

Field	Bits	Type	Description
<b>GRSTEN</b>	0	r	<b>Global Reset Enable</b> 0 <sub>B</sub> Global GTM reset register disabled 1 <sub>B</sub> Global GTM reset register enabled
<b>BRIDGE_MODE_RST</b>	1	r	<b>Bridge mode after reset</b> 0 <sub>B</sub> Bridge starts in synchronous mode after reset 1 <sub>B</sub> Bridge starts in asynchronous mode after reset
<b>SYNC_INPUT_REG</b>	2	r	<b>Additional pipelined stage in synchronous bridge mode</b> <i>Note: this register is only relevant (if existing) for synchronous bridge mode</i> 0 <sub>B</sub> No additional pipelined stage implemented. 1 <sub>B</sub> Additional pipelined stage implemented. All accesses in synchronous mode will be increased by one clock cycle.
<b>CFG_CLOCK_RATE</b>	3	r	<b>Clocks per ARU transfer</b> <i>Note: This value defines also the availability of configuration bits in register GTM_CLS_CLK_CFG.</i> If CFG_CLOCK_RATE=0, only the values 00 <sub>B</sub> and 01 <sub>B</sub> are valid for bit fields CLS[x]x_CLK_DIV. If CFG_CLOCK_RATE=1, only the values 00 <sub>B</sub> , 01 <sub>B</sub> and 10 <sub>B</sub> are valid for bit fields CLS[x]x_CLK_DIV. 0 <sub>B</sub> Each system clock an ARU transfer is scheduled 1 <sub>B</sub> Each second system clock an ARU transfer is scheduled. ARU transfer rate is half the system clock frequency.
<b>ATOM_OUT_RST</b>	4	r	<b>ATOM_OUT reset level</b> <i>Note: This value represents the ATOM output level after reset. The inverse value of this bit is the reset value of bit SL in all ATOM channels.</i> 0 <sub>B</sub> ATOM_OUT reset level is '0' 1 <sub>B</sub> ATOM_OUT reset level is '1'
<b>ATOM_TRIG_CHAIN</b>	7:5	r	<b>ATOM trigger chain length without synchronization register</b> It defines after which ATOM instance count a synchronization register is introduced into trigger chain (after ATOM_TRIG_<i> output if instance i and ATOM_TRIG_<i+1> input of instance i+1). Valid values are 1 to 7. 1 means that after each instance, a synchronization register is placed.
<b>TOM_OUT_RST</b>	8	r	<b>TOM_OUT reset level</b> <i>Note: This value represents the TOM output level after reset. The inverse value of this bit is the reset value of bit SL in all TOM channels.</i> 0 <sub>B</sub> TOM_OUT reset level is '0' 1 <sub>B</sub> TOM_OUT reset level is '1'



## Generic Timer Module (GTM)

Field	Bits	Type	Description
<b>TOM_TRIG_CHAIN</b>	11:9	r	<b>TOM trigger chain length without synchronization register</b> It defines after which TOM instance count a synchronization register is introduced into trigger chain (after TOM_TRIG_<i>i</i> output if instance i and TOM_TRIG_<i>i+1</i> input of instance i+1). Valid values are 1 to 7. 1 means that after each instance, a synchronization register is placed.
<b>RAM_INIT_RST</b>	12	r	<b>RAM initialization from reset</b> 0 <sub>B</sub> RAM is not initialized after reset 1 <sub>B</sub> RAM is initialized after reset
<b>ERM</b>	13	r	<b>Enable RAM1 MSB for available MCS modules</b> <i>Note: The bit reflects the state of the configuration parameter ERM mentioned in the specification of MCFG.</i> 0 <sub>B</sub> MSB of MCS RAM1 address not used 1 <sub>B</sub> MSB of MCS RAM1 address used
<b>ARU_CONNECTION_CONFIG</b>	14	r	<b>Defines number of parallel ARU ports</b> 0 <sub>B</sub> Two ARU ports available (two independent counter) 1 <sub>B</sub> One ARU port available
<b>IRQ_MODE_LEVEL</b>	16	r	<b>IRQ_MODE_LEVEL</b> 0 <sub>B</sub> Level mode not available 1 <sub>B</sub> Level mode available
<b>IRQ_MODE_PULSE</b>	17	r	<b>IRQ_MODE_PULSE</b> 0 <sub>B</sub> Pulse mode not available 1 <sub>B</sub> Pulse mode available
<b>IRQ_MODE_PULSE_NOTIFY</b>	18	r	<b>IRQ_MODE_PULSE_NOTIFY</b> 0 <sub>B</sub> Pulse notify mode not available 1 <sub>B</sub> Pulse notify mode available
<b>IRQ_MODE_SINGLE_PULSE</b>	19	r	<b>IRQ_MODE_SINGLE_PULSE</b> 0 <sub>B</sub> Single pulse mode not available 1 <sub>B</sub> Single pulse mode available
<b>ATOM_TRIGGER_INTERNALCHAIN</b>	23:20	r	<b>ATOM internal trigger chain length without synchronization register</b> ATOM internal trigger chain length without synchronization register It defines after which ATOM channel count a synchronization register is introduced into trigger chain. Valid values are 1 to 8. 4 means that in channel 4 of the atom instances a synchronization register is placed.
<b>TOM_TRIGGER_INTERNALCHAIN</b>	28:24	r	<b>TOM internal trigger chain length without synchronization register</b> It defines after which TOM channel count a synchronization register is introduced into trigger chain. Valid values are 1 to 16. 8 means that in channel 8 of the TOM instances, a synchronization register is placed.
<b>INT_CLK_ENABLE_GEN</b>	29	r	<b>Internal clock enable generation</b> 0 <sub>B</sub> GTM external clock enable signals in use 1 <sub>B</sub> GTM internal clock enable signals in use

## Generic Timer Module (GTM)

Field	Bits	Type	Description
0	15, 31:30	r	<b>Reserved</b> Read as zero, shall be written as zero.

## 28.11.4.9 Register CCM[i]\_TIM\_AUX\_IN\_SRC

## CCMi TIM Module AUX\_IN Source Selection Register

## CCMi\_TIM\_AUX\_IN\_SRC (i=0-11)

CCMi TIM Module AUX\_IN Source Selection Register(0E21E0<sub>H</sub>+i\*200<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0								SEL_O UT_N_ CH7	SEL_O UT_N_ CH6	SEL_O UT_N_ CH5	SEL_O UT_N_ CH4	SEL_O UT_N_ CH3	SEL_O UT_N_ CH2	SEL_O UT_N_ CH1	SEL_O UT_N_ CH0
r								rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0								SRC_C H7	SRC_C H6	SRC_C H5	SRC_C H4	SRC_C H3	SRC_C H2	SRC_C H1	SRC_C H0
r								rw	rw	rw	rw	rw	rw	rw	rw


Field	Bits	Type	Description
<b>SRC_CHz</b> (z=0-7)	z	rw	<b>Defines AUX_IN source of TIM[i] channel z</b> SRC_CHz: Defines AUX_IN source of TIM[z] channel z SEL_OUT_N_CHz = 0 / SEL_OUT_N_CHz = 1: 0 <sub>B</sub> Defines AUX_IN source of TIM[i] channel (smaller number) CDTM[z].DTMz Output DTM_OUTz selected / CDTM[z].DTMzOutput 1 <sub>B</sub> Defines AUX_IN source of TIM[i] channel (higher number) CDTM[z].DTM4 Output DTM_OUT0 selected / CDTM[z].DTM4 Output DTM_OUT1_Nselected
<b>SEL_OUT_N_ CHz (z=0-7)</b>	z+16	rw	<b>Use DTM_OUT or DTM_OUT_N signals as AUX_IN source of TIM[i] channel z</b> SEL_OUT_N_CHz: Use DTM_OUT or DTM_OUT_N signals as AUX_INsource of TIM[i] channel z 0 <sub>B</sub> Use DTM_OUT signal as AUX_IN source of TIM[0] 1 <sub>B</sub> Use DTM_OUT_N signal as AUX_IN source of TIM[0]
0	15:8, 31:24	r	<b>Reserved</b> Read as zero, shall be written as zero.

## Generic Timer Module (GTM)

## 28.11.4.10 Register CCM[i]\_EXT\_CAP\_EN

## CCMi External Capture Trigger Enable Register

CCMi\_EXT\_CAP\_EN (i=0-11)

CCMi External Capture Trigger Enable Register(0E21E4<sub>H</sub>+i\*200<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>


Field	Bits	Type	Description
TIM_I_EXT_CAP_EN	7:0	rw	<b>TIM[i]_EXT_CAPTURE signal forwarding enable</b> Note: The trigger event forwarding is possible from TIM[i] and TIM[i+1] to MCS[i]. 00 <sub>H</sub> Disable forwarding of signal TIM[i]_EXT_CAPTURE to MCS[i] 01 <sub>H</sub> Enable forwarding of signal TIM[i]_EXT_CAPTURE to MCS[i]
TIM_IP1_EXT_CAP_EN	15:8	rw	<b>TIM[i+1]_EXT_CAPTURE signal forwarding enable</b> 00 <sub>H</sub> Disable forwarding of signal TIM[i+1]_EXT_CAPTURE to MCS[i] 01 <sub>H</sub> Enable forwarding of signal TIM[i+1]_EXT_CAPTURE to MCS[i]
0	31:16	r	<b>Reserved</b> Note: The trigger event forwarding is possible from TIM[i] and TIM[i+1] to MCS[i].

## Generic Timer Module (GTM)

## 28.11.4.11 Register CCM[i]\_TOM\_OUT

## CCMi TOM Output Level Register

CCMi\_TOM\_OUT (i=0-11)

CCMi TOM Output Level Register (0E21E8<sub>H</sub>+i\*200<sub>H</sub>) Application Reset Value: XXXX XXXX<sub>H</sub>


Field	Bits	Type	Description
TOM_OUT	15:0	r	Output level snapshot of TOM[i]_OUT all channels
TOM_OUT_N	31:16	r	Output level snapshot of TOM[i]_OUT_N all channels

## 28.11.4.12 Register CCM[i]\_ATOM\_OUT

## CCMi ATOM Output Level Register

Note: Reset value depends on the hardware configuration chosen by silicon vendor. See **GTM\_HW\_CONF** for chosen value.

CCMi\_ATOM\_OUT (i=0-11)

CCMi ATOM Output Level Register (0E21EC<sub>H</sub>+i\*200<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

Field	Bits	Type	Description
ATOM_I_OUT	7:0	r	Output level snapshot of ATOM[i]_OUT all channels
ATOM_I_OUT_N	15:8	r	Output level snapshot of ATOM[i]_OUT_N all channels
ATOM_IP1_OUT	23:16	r	Output level snapshot of ATOM[i+1]_OUT all channels
ATOM_IP1_OUT_N	31:24	r	Output level snapshot of ATOM[i+1]_OUT_N all channels