

# 28.10.7 CMU Configuration Register Description

# 28.10.7.1 Register CMU\_CLK\_EN

## **CMU Clock Enable Register**

# CMU\_CLK\_EN

CMU C	CMU Clock Enable Register					(000300 <sub>H</sub> )				Application Reset Value: 0000 000					0000 <sub>H</sub>
31	30	29	28	27	26	25	24 23 22			21	20	19	18	17	16
	1	1	'	0	1	1	!	EN_F	XCLK	EN_E	CLK2	EN_E	CLK1	EN_E	CLKO
	1	1	1	r	1	1	1	r	N	r	W	r	W	r	W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EN_	CLK7	EN_	CLK6	EN_	CLK5	EN_	CLK4	EN_C	CLK3	EN_	CLK2	EN_	CLK1	EN_C	CLKO
r	W	r	w	r	w	r	W	r۱	N	r	w	r	w	r	W

Field	Bits	Туре	Description
EN_CLKx (x=0-7)	2*x+1:2*x	rw	Enable clock source x  Any read access to an EN_CLK[x], EN_ECLK[z] or EN_FXCLK bit field will always result in a value 00 or 11 indicating current state. A modification of the state is only performed with the values 01 and 10. Writing the values 00 and 11 is always ignored.  Any disabling to EN_CLK[x] will be reset internal counters for configurable clocks.  00 <sub>B</sub> Clock source is disabled (ignore write access)  01 <sub>B</sub> Disable clock signal and reset internal states  10 <sub>B</sub> Enable clock signal  11 <sub>B</sub> Clock signal enabled (ignore write access)
EN_ECLKx (x=0-2)	2*x+17:2*x +16	rw	Enable ECLK x generation sub-unit Coding see bit EN_CLKx.
EN_FXCLK	23:22	rw	Enable all CMU_FXCLK, see bits 1:0  An enable to EN_FXCLK from disable state will be reset internal fixed clock counters.
0	31:24	r	Reserved Read as zero, shall be written as zero



## 28.10.7.2 Register CMU\_GCLK\_NUM

### **CMU Global Clock Control Numerator**

CMU_C	_		ontrol	Numan	ator		(0003)	04 \		۸۵	nlicati	on Doc	ot Valu	o. 000	0.0001
CMOG	lobal C	IUCK C	UIILIUL	Numer	atti		(0003	υ <del>4</del> Η)		Application Reset Value: 0000 00					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ı	ı	•	0	ı	ı			I	I	GCLK	_NUM	I	1	!
	1	1	1	r	I	I	I		I	I	r	W	I	1	1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ļ.	ļ.	!	Ţ	'	ļ.	GCLK	_NUM	Į.	ļ	'	ı	Į.	Ţ	'
	1	1		1		1	r	W	l	<u> </u>	1	1	<u> </u>	1	

Field	Bits	Туре	Description
GCLK_NUM	23:0	rw	GCLK_NUM  Value can only be modified when all clock enables EN_CLK[x] and the EN_FXCLK are disabled.  The CMU hardware alters the content of CMU_GCLK_NUM and CMU_GCLK_DEN automatically to 0x1, if CMU_GCLK_NUM is specified less than CMU_GCLK_DEN or one of the values is specified with a value zero. Thus, a secure way for altering the values is writing twice to the register CMU_GCLK_NUM followed by a single write to register CMU_GCLK_DEN.
0	31:24	r	Reserved Read as zero, shall be written as zero

# 28.10.7.3 Register CMU\_GCLK\_DEN

#### **CMU Global Clock Control Denominator**

CMU_G			ontrol	Denom	inator		(00030	08 <sub>H</sub> )		Ар	plicatio	on Res	et Valu	e: 0000	0001 <sub>H</sub>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ļ	ļ	•	0	ļ	Į.			i	ļ	GCLK	_DEN		ļ	
L	1	1		r	1	I			I		r	W			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ı	ı	ı	ı	ı	I	GCLK	_DEN	ı	I	ı	I	ı	I	!
L	1	1	1	1	1	1	r	W	1	1	1	1	1	1	



Field	Bits	Туре	Description
GCLK_DEN	23:0	rw	Value can only be modified when all clock enables EN_CLK[x] and the EN_FXCLK are disabled.  The CMU hardware alters the content of CMU_GCLK_NUM and CMU_GCLK_DEN automatically to 0x1, if CMU_GCLK_NUM is specified less than CMU_GCLK_DEN or one of the values is specified with a value zero. Thus, a secure way for altering the values is writing twice to the register CMU_GCLK_NUM followed by a single write to register CMU_GCLK_DEN.
0	31:24	r	<b>Reserved</b> Read as zero, shall be written as zero

# 28.10.7.4 Register CMU\_CLK\_[z]\_CTRL

#### **CMU Control for Clock Source z**

CMU_C		-	-	rce z		(0	0030C	<sub>H</sub> +z*4)		Ар	plicati	on Res	et Valu	e: 0000	0000 <sub>H</sub>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			0			CLK	_SEL				CLK	CNT			
	1	1	r			rw				rw					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	!	,	,		ı	CLK	_CNT	1		!	ı	1	ı	'
ļ.	1	1	I	I	1	1	r	w	1	1	1	1	1	1	

Field	Bits	Туре	Description
CLK_CNT	23:0	rw	Clock count  Defines count value for the clock divider.  Value can only be modified when clock enable EN_CLKz and EN_ECLK1 are disabled.
CLK_SEL	25:24	rw	Clock source selection for CMU_CLKz Value can only be modified when clock enable EN_CLKz and EN_ECLK1 are disabled.  Note: The existence and interpretation of this bit field depends on z. z>5
0	31:26	r	Reserved Read as zero, shall be written as zero.



### 28.10.7.5 Register CMU\_ECLK\_[z]\_NUM

### **CMU External Clock z Control Numerator**

#### CMU\_ECLK\_z\_NUM (z=0-2)

CMUE	xterna	– l Clock	z Cont	rol Nui	merato	r (0	0032C <sub>1</sub>	<sub>+</sub> +z*8)		Ар	plicati	on Res	et Valu	e: 0000	0 0001 <sub>H</sub>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ı	ı		D	•		,			,	ECLK	_NUM	ı	ı	
	l	l	l	r	1	l	1		<u> </u>	1	r	W	1	I .	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1		ECLK	_NUM		1	1				
1	1	1	1	1			r	W		1		1		1	

Field	Bits	Туре	Description	on
ECLK_NUM	23:0	rw	Numerato divider.	<b>M</b> or for external clock divider. Defines numerator of the fractional
			Note:	Value can only be modified when clock enable <b>EN_ECLK[z]</b> disabled.
			Note:	The CMU hardware alters the content of CMU_ECLK_[z]_NUM and CMU_ECLK_[z]_DEN automatically to 0x1, if CMU_ECLK_[z]_NUM is specified less than CMU_ECLK_[z]_DEN or one of the values is specified with a value zero. Thus, a secure way for altering the values is writing twice to the register CMU_ECLK_[z]_NUM followed by a single write to register CMU_ECLK_[z]_DEN.
0	31:24	r	Reserved	
			Read as ze	ero, shall be written as zero

## 28.10.7.6 Register CMU\_ECLK\_[z]\_DEN

#### **CMU External Clock z Control Denominator**

#### CMU\_ECLK\_z\_DEN (z=0-2)

CMUE	xterna	– l Clock	z Cont	rol Der	nomina	tor (0	00330 <sub>1</sub>	<sub>+</sub> +z*8)		Ар	plicati	on Res	et Valu	e: 0000	0001 <sub>H</sub>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	1	•	D	1	ı	ı		!	!	ECLK	_DEN	1	1	,
	1	1	1	r	1	<u>1</u>	<u> </u>		<u> </u>	<u>1</u>	r	W	1	1	1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1		ECLK	_DEN			1	ı	1	1	
1	1	1	1	1	1	1	r	W		1	1	1	1	1	



Field	Bits	Туре	Description	on
ECLK_DEN	23:0	rw	ECLK_DEI	N ator for external clock divider. Defines denominator of the
			Note:	The CMU hardware alters the content of CMU_ECLK_[z]_NUM and CMU_ECLK_[z]_DEN automatically to 0x1, if CMU_ECLK_[z]_NUM is specified less than CMU_ECLK_[z]_DEN or one of the values is specified with a value zero. Thus, a secure way for altering the values is writing twice to the register CMU_ECLK_[z]_NUM followed by a single write to register CMU_ECLK_[z]_DEN.
0	31:24	r	Reserved	
			Read as ze	ero, shall be written as zero

# 28.10.7.7 Register CMU\_FXCLK\_CTRL

### **CMU Control FXCLK Sub-Unit Input Clock**

CMU_F			Sub-U	nit Inp	ut Cloc	k	(00034	14 <sub>H</sub> )		Ap	plicati	on Res	et Valu	e: 0000	0000 <sub>H</sub>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								0							
<u> </u>								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					(								FXCLI	K_SEL	
					ı	ſ	1						r	W	



Field	Bits	Туре	Description
FXCLK_SEL	3:0	Input clock selection for EN_FXCLK line	
			This value can only be written when the CMU_FXCLK generation is
			disabled. See bits 2322 in register CMU_CLK_EN.
			Other values for FXCLK_SEL are reserved and should not be used, but
			they behave like FXCLK_SEL = 0.
			0 <sub>H</sub> CMU_GCLK_EN selected
			1 <sub>H</sub> CMU_CLK0 selected
			2 <sub>H</sub> CMU_CLK1 selected
			3 <sub>H</sub> CMU_CLK2 selected
			4 <sub>H</sub> CMU_CLK3 selected
			5 <sub>H</sub> CMU_CLK4 selected
			6 <sub>H</sub> CMU_CLK5 selected
			7 <sub>H</sub> CMU_CLK6 selected
			8 <sub>H</sub> CMU_CLK7 selected
			CMU_CLK7 selected
0	31:4	r	Reserved
			Read as zero, shall be written as zero.

## 28.10.7.8 Register CMU\_GLB\_CTRL

### **CMU Synchronizing ARU and Clock Source**

### CMU\_GLB\_CTRL

CMU S	ynchro	nizing	ARU a	nd Clo	ck Sour	ce	(0003	48 <sub>H</sub> )		Ap	plicati	on Res	et Valu	e: 000	0 0000 <sub>H</sub>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	1	1	1	0	1	1			1	1	1
<u> </u>								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	1	1	0		1	1	1	1	1	1	ARU_A DDR_ RSTGL B
·	•	•	*		•		r		·		•	•	·	*	rw

Field	Bits	Туре	Description
ARU_ADDR_R STGLB	0	rw	Reset ARU caddr counter and ARU dynamic route counter Writing value 1 to this bit field results in a request to reset the ARU caddr counter and ARU dynamic route counter. The next following write access to register CMU_CLK_EN applies the ARU caddr counter reset, ARU dynamic route counter reset and resets this bit. This feature can be used to synchronize the ARU round trip time to the CMU clocks. This bit is write protected. Before writing to this bit set bit RF_PROT of register GTM_CTRL to 0.



Field	Bits	Туре	Description
0	31:1	r	Reserved
			Read as zero, shall be written as zero

### 28.10.7.9 Register CMU\_CLK\_CTRL

### **CMU Control for Clock Source Selection**

~	61.17	~ <b>T</b> DI
	/ I K	CTRL

_	ontrol		ck Sou	rce Se	lection		(00034	IC <sub>H</sub> )		Ар	plication	on Res	et Valu	e: 0000	0000 <sub>H</sub>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								0							
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	1	1		EXT_D	EXT_D	EXT_D	EXT_D	EXT_D	EXT_D		EXT_D	CLKO_ EXT_D IVIDER
	•		r	•			rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
CLKO_EXT_DI VIDER	0	rw	Clock source selection for CMU_CLK_0_CTRL  Value can only be modified when clock enable EN_CLK0 and EN_ECLK1 are disabled.  0 <sub>B</sub> Use Clock Source CMU_GCLK_EN  1 <sub>B</sub> Use Clock Source CMU_ECLK1
CLK1_EXT_DI VIDER	1	rw	Clock source selection for CMU_CLK_1_CTRL Value can only be modified when clock enable EN_CLK1 and EN_ECLK1 are disabled.
CLK2_EXT_DI VIDER	2	rw	Clock source selection for CMU_CLK_2_CTRL Value can only be modified when clock enable EN_CLK2 and EN_ECLK1 are disabled.
CLK3_EXT_DI VIDER	3	rw	Clock source selection for CMU_CLK_3_CTRL Value can only be modified when clock enable EN_CLK3 and EN_ECLK1 are disabled.
CLK4_EXT_DI VIDER	4	rw	Clock source selection for CMU_CLK_4_CTRL Value can only be modified when clock enable EN_CLK4 and EN_ECLK1 are disabled.
CLK5_EXT_DI VIDER	5	rw	Clock source selection for CMU_CLK_5_CTRL Value can only be modified when clock enable EN_CLK5 and EN_ECLK1 are disabled.
CLK6_EXT_DI VIDER	6	rw	Clock source selection for CMU_CLK_6_CTRL Value can only be modified when clock enable EN_CLK6 and EN_ECLK1 are disabled.

## **AURIX™ TC3xx**



### **Generic Timer Module (GTM)**

Field	Bits	Туре	Description					
CLK7_EXT_DI VIDER	7	rw	Clock source selection for CMU_CLK_7_CTRL  Value can only be modified when clock enable EN_CLK7 and EN_ECL  are disabled.					
CLK8_EXT_DI VIDER	8	rw	Clock source selection for CMU_CLK8  Value can only be modified when EN_ECLK0 is disabled.  0 <sub>B</sub> Use Clock Source CLS0_CLK  1 <sub>B</sub> Use Clock Source CMU_ECLK0					
0	31:9	r	Reserved Read as zero, shall be written as zero.					