

Generic Timer Module (GTM)

F2A Configuration Register description 28.9.5

28.9.5.1 Register F2A[i]_ENABLE

F2Ai Stream Activation Register

F2Ai_E		•	•														
F2Ai Stream Activation Register						(018	(018040 _H +i*4000 _H)				Application Reset Value: 0000 0000 _H						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	ı	ı	ı	ı	ı		'	0				'			'		
	<u> </u>	<u> </u>	1	1	<u> </u>	1	1	r	1	1	1	1	1	1			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
STR	7_EN	STR	6_EN	STR!	5_EN	STR	4_EN	STR	3_EN	STR	2_EN	STR	1_EN	STR	D_EN		
r	W	r	W	r	W	r	W	r	W	r	W	r	W	r	W		

Field	Bits	Туре	Description
STRX_EN (x=0-7)	2*x+1:2*x	rw	Enable/disable stream x Write of following double bit values is possible: OOB Write: Don't care, bits 1:0 will not be changed / Read: Stream disabled OOB Stream O is disabled and internal states are reset OOB Stream O is enabled OOB Stream O is enabled OOB Stream O is enabled OOB Stream O is enabled
0	31:16	r	Reserved Read as zero, shall be written as zero.

28.9.5.2 Register F2A[i]_CH[z]_ARU_RD_FIFO

F2Ai Stream z Read Address Register

F2Ai_CHz_ARU_RD_FIFO (i=0-2;z=0-7) Application Reset Value: 0000 01FE_H F2Ai Stream z Read Address Register $(018000_{H}+i*4000_{H}+z*4)$ 31 30 29 28 27 26 25 24 23 21 20 19 18 17 16 22 0 15 14 13 12 11 10 7 6 2 1 0 **ADDR** 0

rw



Generic Timer Module (GTM)

Field	Bits	Туре	Description
ADDR	8:0	rw	ARU Read address This bit field is only writable if channel is disabled.
0	31:9	r	Reserved Read as zero, shall be written as zero

28.9.5.3 Register F2A[i]_CH[z]_STR_CFG

F2Ai Stream z Configuration Register

Note: The write protected bits of register **F2A_CH[z]_STR_CFG** are only writable if the corresponding enable bit STRx_EN of register **F2A_ENABLE** is cleared.

F2Ai_CHz_STR_CFG (i=0-2;z=0-7)

F2Ai St	_	_	•	•	ster	(018020 _H +i*4000 _H +z*4)				Application Reset Value: 0000 0000 _H						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	•					0	•						DIR	ТМ	ODE	
	<u> </u>		1	1	<u> </u>	r	<u> </u>	1		1	1		rw	r	W	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
!	1	1	1	1		ı	' '	0		1	1		1 1	1	1	
		•	*	*		•		r	•	*	*	•				

Field	Bits	Type	Description
TMODE	17:16	rw	Transfer mode for 53 bit ARU data from/to FIFO
			00 _B Transfer low word (ARU bits 23:0) from/to FIFO
			01 _B Transfer high word (ARU bits 47:24) from/to FIFO
			10 _B Transfer both words from/to FIFO
			11 _B Reserved
DIR	18	rw	Data transfer direction
			0 _B Transport from ARU to FIFO
			1 _B Transport from FIFO to ARU
0	15:0,	r	Reserved
	31:19		Read as zero, shall be written as zero



Generic Timer Module (GTM)

28.9.5.4 Register F2A[i]_CTRL

F2Ai Stream Control Register

_	TRL (i= tream (•	l Regis	ter		(018	8044 _H +i	i*4000 _i	٦)	Ар	plicati	on Res	et Valu	e: 000(0000 _H
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
))							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ı	1	ı	1		1	1	0	ı	ı	ı	I	1	I	1
	I	1	I	1	1	1	1	1	I	I	I	I	1	1	ı
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I	ı	•	0	1	1	1	STR7_	CONF	STR6_	CONF	STR5_	CONF	STR4_	CONF
	<u> </u>	1	<u> </u>	r	1			r	W	r	W	r	W	r	W

Field	Bits	Туре	Description						
STR4_CONF	1:0	rw	Reconfiguration of stream 4 to FIFO channel 0 Write of following double bit values is possible: The write protected bits of register F2A[i]_CTRL are only writable if the corresponding enable bit STR0_EN and STR4_EN of register F2A_ENABLE is cleared. 00 _B Write: don't care, bits 1:0 will not be changed / Read: Stream 4 is mapped to FIFO buffer 4 01 _B Stream 4 is mapped to FIFO buffer 0 11 _B Write: don't care, bits 1:0 will not be changed / Read: Stream 4 is mapped to FIFO buffer 0						
STR5_CONF	3:2	rw	Reconfiguration of stream 5 to FIFO channel 1 Write of following double bit values is possible: The write protected bits of register F2A[i]_CTRL are only writable if the corresponding enable bit STR1_EN and STR5_EN of register F2A_ENABLE is cleared. O0B Write: don't care, bits 1:0 will not be changed / Read: Stream 5 is mapped to FIFO buffer 5 O1B Stream 5 is mapped to FIFO buffer 5 10B Stream 5 is mapped to FIFO buffer 1 11B Write: don't care, bits 1:0 will not be changed / Read: Stream 5 is mapped to FIFO buffer 1						