


System Timer (STM)

Timer Capture Register Second View

CAPSV



Field	Bits	Туре	Description
STMCAP_63_3 2	31:0	rh	Captured System Timer Bits [63:32] - STMCAP[63:32] The capture register STMCAP always captures the STM bits [63:32] when one of the registers TIM0 to TIM6 or TIM0SV is read. This capture operation is performed in order to enable software to operate with a coherent value of all the 64 STM bits at one time stamp. This bit field contains bits [63:32] of the 64-bit STM.
			Note: Reading register TIMOSV captures also the read value for register TIM6. In this way reading TIMOSV followed by CAPSV delivers the timer values for the first read request.

27.4.3 **Compare Registers**

The compare register CMPx holds up to 32-bits; its value is compared to the value of the STM.

Compare Register x

CMPx (x=0-1)

C	Compare Register x							(0030 _H +x*4)				Application Reset Value: 0000 0000 _H					
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
								СМІ	PVAL								
1			1			1	1	r	W	1				I.			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	1	1	1	1	СМІ	PVAL	1	1	1	1	1	1	1	
			•			•	•	r	W	•			1				

Field	Bits	Туре	Description				
CMPVAL 31:0 rw Co		rw	Compare Value of Compare Register x				
			This bit field holds up to 32 bits of the compare value (right-adjusted).				



System Timer (STM)

Compare Match Control Register

The STM Compare Match Control Register controls the parameters of the compare logic.

CMCON

Compa	are Mat	ch Con	trol Re	egister		(0038 _H)				Application Reset Value: 0000 0000					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	0				ISTART	1			0	!			MSIZE1		'
	r	I		1	rw	I	1		r	I .		I .	rw	<u> </u>	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0			, ,	ISTART	0	1		0				MSIZEO	! 	
L	r	1	1	1	rw	I.	I	1	r	1	1	1	rw	1	

Field	Bits	Туре	Description
MSIZE0	4:0	rw	Compare Register Size for CMP0 This bit field determines the number of bits in register CMP0 (starting from bit 0) that are used for the compare operation with the System Timer. 00 _H CMP0[0] used for compare operation 01 _H CMP0[1:0] used for compare operation 1E _H CMP0[30:0] used for compare operation 1F _H CMP0[31:0] used for compare operation
MSTART0	12:8	rw	Start Bit Location for CMP0 This bit field determines the lowest bit number of the 64-bit STM that is compared with the content of register CMP0 bit 0. The number of bits to be compared is defined by bit field MSIZE0. 00 _H STM[0] is the lowest bit number 01 _H STM[1] is the lowest bit number 1E _H STM[30] is the lowest bit number 1F _H STM[31] is the lowest bit number
MSIZE1	20:16	rw	Compare Register Size for CMP1 This bit field determines the number of bits in register CMP1 (starting from bit 0) that are used for the compare operation with the System Timer. 00 _H CMP1[0] used for compare operation 01 _H CMP1[1:0] used for compare operation 1E _H CMP1[30:0] used for compare operation 1F _H CMP1[31:0] used for compare operation

AURIX™ TC3xx



System Timer (STM)

Field	Bits	Туре	Description
MSTART1	28:24	rw	Start Bit Location for CMP1 This bit field determines the lowest bit number of the 64-bit STM that is compared with the content of register CMP1 bit 0. The number of bits to be compared is defined by bit field MSIZE1. 00 _H STM[0] is the lowest bit number 01 _H STM[1] is the lowest bit number 1E _H STM[30] is the lowest bit number 1F _H STM[31] is the lowest bit number
0	7:5, 15:13, 23:21, 31:29	r	Reserved Read as 0; should be written with 0.