


Generic Timer Module (GTM)

28.7.5 FIFO Configuration Registers Description

28.7.5.1 Register FIFO[i]_CH[z]_CTRL

FIFOi Channel z Control Register

FIFOi_CHz_CTRL (i=0-2;z=0-7)

FIFOi Channel z Control Register (018400_H+i*4000_H+z*40_H) Application Reset Value: 0000 0000_H


Field	Bits	Type	Description
RBM	0	rw	Ring buffer mode enable 0 _B Normal FIFO operation mode 1 _B Ring buffer mode
RAP	1	rw	RAM access priority RAP bit is only functional in register FIFO_0_CTRL. The priority is defined for all FIFO channels there. 0 _B FIFO ports have higher access priority than AEI-IF 1 _B AEI-IF has higher access priority than FIFO ports
FLUSH	2	rw	FIFO Flush control A FIFO Flush operation resets the FIFO[i]_CH[z]_FILL_LEVEL , FIFO[i]_CH[z]_WR_PTR and FIFO[i]_CH[z]_RD_PTR registers to their initial values. 0 _B Normal operation 1 _B Execute FIFO flush (bit is automatically cleared after flush)
WULOCK	3	rw	RAM write unlock Enable/disable direct RAM write access to the memory mapped FIFO region. Only the bit WULOCK of register FIFO[i]_CH0_CTRL enables/disables the direct RAM write access for all FIFO channel (whole FIFO RAM). The WULOCK bits of the other channels are writeable but have no effect. 0 _B Direct RAM write access disabled 1 _B Direct RAM write access enabled
0	31:4	r	Reserved Read as zero, shall be written as zero.

Generic Timer Module (GTM)

28.7.5.2 Register FIFO[i]_CH[z]_END_ADDR

FIFOi Channel z End Address Register

FIFOi_CHz_END_ADDR (i=0-2;z=0-7)

FIFOi Channel z End Address Register ($018404_H + i \cdot 4000_H + z \cdot 40_H$)Reset Value: [Table 19](#)

Field	Bits	Type	Description
ADDR	9:0	rw	End address for FIFO channel z value for ADDR is calculated as $ADDR = 128 \cdot (x+1) - 1$ A write access will flush the regarding channel
0	31:10	r	Reserved Read as zero, shall be written as zero.


Table 19 Reset Values of FIFOi_CHz_END_ADDR (i=0-2;z=0-7)

Reset Type	Reset Value	Note
Application Reset	$0x80 \cdot (z + 1) - 1$	

28.7.5.3 Register FIFO[i]_CH[z]_START_ADDR

FIFOi Channel z Start Address Register

FIFOi_CHz_START_ADDR (i=0-2;z=0-7)

FIFOi Channel z Start Address Register ($018408_H + i \cdot 4000_H + z \cdot 40_H$)Reset Value: [Table 20](#)

Field	Bits	Type	Description
ADDR	9:0	rw	Start address for FIFO channel z Initial value for ADDR is calculated as $ADDR = 128 \cdot z$. A write access will flush the regarding channel.

Generic Timer Module (GTM)

Field	Bits	Type	Description
0	31:10	r	Reserved Read as zero, shall be written as zero.

Table 20 Reset Values of **FIFOi_CHz_START_ADDR** (i=0-2;z=0-7)

Reset Type	Reset Value	Note
Application Reset	0x80 * z	

28.7.5.4 Register FIFO[i]_CH[z]_UPPER_WM

FIFOi Channel z Upper Watermark Register

FIFOi_CHz_UPPER_WM (i=0-2;z=0-7)

FIFOi Channel z Upper Watermark Register(01840C_H+i*4000_H+z*40_H) Application Reset Value: 0000 0060_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0						ADDR									
r						rw									

Field	Bits	Type	Description
ADDR	9:0	rw	Upper watermark address for channel z The upper watermark is configured as a relative fill level of the FIFO. ADDR must be in range: $0 \leq \text{ADDR} \leq \text{FIFO}[i]_{\text{CH}}[x]_{\text{END_ADDR}} - \text{FIFO}[i]_{\text{CH}}[x]_{\text{START_ADDR}}$. Initial value for ADDR is defined as ADDR = 0x60.
0	31:10	r	Reserved Read as zero, shall be written as zero.

28.7.5.5 Register FIFO[i]_CH[z]_LOWER_WM

FIFOi Channel z Lower Watermark Register

FIFOi_CHz_LOWER_WM (i=0-2;z=0-7)

FIFOi Channel z Lower Watermark Register(018410_H+i*4000_H+z*40_H) Application Reset Value: 0000 0020_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0						ADDR									
r						rw									

Generic Timer Module (GTM)

Field	Bits	Type	Description
ADDR	9:0	rw	Lower watermark address for channel z The lower watermark is configured as a relative fill level of the FIFO. ADDR must be in range: $0 \leq \text{ADDR} \leq \text{FIFO}[i]_{\text{CH}}[z]_{\text{END_ADDR}} - \text{FIFO}[i]_{\text{CH}}[z]_{\text{START_ADDR}}$. Initial value for ADDR is defined as ADDR = 0x20.
0	31:10	r	Reserved Read as zero, shall be written as zero.

28.7.5.6 Register FIFO[i]_CH[z]_STATUS

FIFOi Channel z Status Register

FIFOi_CHz_STATUS (i=0-2; z=0-7)

FIFOi Channel z Status Register (018414 _H + i*4000 _H + z*40 _H)																Application Reset Value: 0000 0005 _H			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
0																			
r																			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
0												UP_W M	LOW_W M	FULL	EMPTY				
r												r	r	r	r				

Field	Bits	Type	Description
EMPTY	0	r	FIFO is empty Bit only applicable in normal mode. 0 _B Fill level greater than 0 1 _B Fill level = 0
FULL	1	r	FIFO is full Bit only applicable in normal mode. 0 _B Fill level less than FIFO[i]_CH[z]_END_ADDR – FIFO[i]_CH[z]_START_ADDR + 1 1 _B Fill level = FIFO[i]_CH[z]_END_ADDR – FIFO[i]_CH[z]_START_ADDR + 1
LOW_WM	2	r	Lower watermark reached Bit only applicable in normal mode. 0 _B Fill level greater than lower watermark 1 _B Fill level less than or equal to lower watermark
UP_WM	3	r	Upper watermark reached Bit only applicable in normal mode. 0 _B Fill level less than upper watermark 1 _B Fill level greater than or equal to upper watermark

Generic Timer Module (GTM)

Field	Bits	Type	Description
0	31:4	r	Reserved Read as zero, shall be written as zero.

28.7.5.7 Register FIFO[i]_CH[z]_FILL_LEVEL

FIFOi Channel z Fill Level Register

FIFOi_CHz_FILL_LEVEL (i=0-2; z=0-7)

FIFOi Channel z Fill Level Register (018418_H+i*4000_H+z*40_H) Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0						LEVEL									
r						r									

Field	Bits	Type	Description
LEVEL	10:0	r	Fill level of the current FIFO LEVEL is in range: $0 \leq \text{LEVEL} \leq \text{FIFO}[i]_{\text{CH}}[z]_{\text{END_ADDR}} - \text{FIFO}[i]_{\text{CH}}[z]_{\text{START_ADDR}} + 1$ Register content is compared to the upper and lower watermark values for this channel to detect watermark over- and underflow.
0	31:11	r	Reserved Read as zero, shall be written as zero.

28.7.5.8 Register FIFO[i]_CH[z]_WR_PTR

FIFOi Channel z Write Pointer Register

FIFOi_CHz_WR_PTR (i=0-2; z=0-7)

FIFOi Channel z Write Pointer Register (01841C_H+i*4000_H+z*40_H) Reset Value: [Table 21](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0						ADDR									
r						r									

Generic Timer Module (GTM)

Field	Bits	Type	Description
ADDR	9:0	r	Position of the write pointer ADDR must be in range $0 \leq \text{ADDR} \leq 1023$. Initial value for ADDR is defined as $\text{ADDR} = \text{FIFO}[i]_{\text{CH}}[z]_{\text{START_ADDR}}$
0	31:10	r	Reserved Read as zero, shall be written as zero.

Table 21 Reset Values of **FIFOi_CHz_WR_PTR** (i=0-2;z=0-7)

Reset Type	Reset Value	Note
Application Reset	0x80 * z	

28.7.5.9 Register FIFO[i]_CH[z]_RD_PTR**FIFOi Channel z Read Pointer Register****FIFOi_CHz_RD_PTR** (i=0-2;z=0-7)**FIFOi Channel z Read Pointer Register** ($018420_H + i * 4000_H + z * 40_H$)Reset Value: **Table 22**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0						ADDR									
r						r									

Field	Bits	Type	Description
ADDR	9:0	r	Position of the read pointer ADDR must be in range $0 \leq \text{ADDR} \leq 1023$. Initial value for ADDR is defined as $\text{ADDR} = \text{FIFO}[i]_{\text{CH}}[z]_{\text{START_ADDR}}$
0	31:10	r	Reserved Read as zero, shall be written as zero.

Table 22 Reset Values of **FIFOi_CHz_RD_PTR** (i=0-2;z=0-7)

Reset Type	Reset Value	Note
Application Reset	0x80 * z	


Generic Timer Module (GTM)

28.7.5.10 Register FIFO[i]_CH[z]_IRQ_NOTIFY

FIFOi Channel z Interrupt Notification Register

FIFOi_CHz_IRQ_NOTIFY (i=0-2; z=0-7)

FIFOi Channel z Interrupt Notification Register(018424_H+i*4000_H+z*40_H) Application Reset Value: 0000 0005_H




Field	Bits	Type	Description
FIFO_EMPTY	0	rw	FIFO is empty This bit will be cleared on a CPU write access of value '1'. A read access leaves the bit unchanged. 0 _B No interrupt occurred 1 _B FIFO Empty interrupt occurred
FIFO_FULL	1	rw	FIFO is full See bit 0.
FIFO_LWM	2	rw	FIFO lower watermark was under-run See bit 0.
FIFO_UWM	3	rw	FIFO upper watermark was over-run See bit 0.
0	31:4	r	Reserved Read as zero, shall be written as zero.

Generic Timer Module (GTM)

28.7.5.11 Register FIFO[i]_CH[z]_IRQ_EN

FIFOi Channel z Interrupt Enable Register

FIFOi_CHz_IRQ_EN (i=0-2;z=0-7)

FIFOi Channel z Interrupt Enable Register(018428_H+i*4000_H+z*40_H) Application Reset Value: 0000 0000_H

Field	Bits	Type	Description
FIFO_EMPTY_IRQ_EN	0	rw	FIFO Empty interrupt enable 0 _B Disable interrupt, interrupt is not visible outside GTM 1 _B Enable interrupt, interrupt is visible outside GTM
FIFO_FULL_IRQ_EN	1	rw	FIFO Full interrupt enable 0 _B Disable interrupt, interrupt is not visible outside GTM 1 _B Enable interrupt, interrupt is visible outside GTM
FIFO_LWM_IRQ_EN	2	rw	FIFO Lower Watermark interrupt enable 0 _B Disable interrupt, interrupt is not visible outside GTM 1 _B Enable interrupt, interrupt is visible outside GTM
FIFO_UWM_IRQ_EN	3	rw	FIFO Upper Watermark interrupt enable 0 _B Disable interrupt, interrupt is not visible outside GTM 1 _B Enable interrupt, interrupt is visible outside GTM
0	31:4	r	Reserved Read as zero, shall be written as zero.

Generic Timer Module (GTM)

28.7.5.12 Register FIFO[i]_CH[z]_IRQ_FORCINT

FIFOi Channel z Force Interrupt Register

FIFOi_CHz_IRQ_FORCINT (i=0-2; z=0-7)

FIFOi Channel z Force Interrupt Register(01842C_H+i*4000_H+z*40_H) Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0												TRG_F IFO_U WM	TRG_F IFO_L WM	TRG_F IFO_F ULL	TRG_F IFO_E MPTY
r												rw	rw	rw	rw

Field	Bits	Type	Description
TRG_FIFO_EMPTY	0	rw	Force interrupt of FIFO Empty status This bit is cleared automatically after write. This bit is write protected by bit RF_PROT of register GTM_CTRL. 0 _B Corresponding bit in status register will not be forced 1 _B Assert corresponding field in FIFO[i]_CH[z]_IRQ_NOTIFY register
TRG_FIFO_FULL	1	rw	Force interrupt of FIFO Full status This bit is cleared automatically after write. This bit is write protected by bit RF_PROT of register GTM_CTRL. 0 _B Corresponding bit in status register will not be forced 1 _B Assert corresponding field in FIFO[i]_CH[z]_IRQ_NOTIFY register
TRG_FIFO_LOWER	2	rw	Force interrupt of Lower Watermark This bit is cleared automatically after write. This bit is write protected by bit RF_PROT of register GTM_CTRL. 0 _B Corresponding bit in status register will not be forced 1 _B Assert corresponding field in FIFO[i]_CH[z]_IRQ_NOTIFY register
TRG_FIFO_UPPER_WM	3	rw	Force interrupt of Upper Watermark This bit is cleared automatically after write. This bit is write protected by bit RF_PROT of register GTM_CTRL. 0 _B Corresponding bit in status register will not be forced 1 _B Assert corresponding field in FIFO[i]_CH[z]_IRQ_NOTIFY register
0	31:4	r	Reserved Read as zero, shall be written as zero.

Generic Timer Module (GTM)

28.7.5.13 Register FIFO[i]_CH[z]_IRQ_MODE

FIFOi Channel z Interrupt Mode Control Register

FIFOi_CHz_IRQ_MODE (i=0-2; z=0-7)

FIFOi Channel z Interrupt Mode Control Register(018430_H+i*4000_H+z*40_H) Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0												DMA_HYST_DIR	DMA_HYSTERESIS	IRQ_MODE	
r												rw	rw	rw	

Field	Bits	Type	Description
IRQ_MODE	1:0	rw	IRQ mode selection The interrupt modes are described in Section 28.4.5 . 00 _B Level mode 01 _B Pulse mode 10 _B Pulse-Notify mode 11 _B Single-Pulse mode
DMA_HYSTERESIS	2	rw	Enable DMA hysteresis mode 0 _B Disable FIFO hysteresis for DMA access 1 _B Enable FIFO hysteresis for DMA access
DMA_HYST_DIR	3	rw	DMA direction in hysteresis mode In the case of DMA writing data to a FIFO, the DMA requests must be generated by the lower watermark. If the DMA hysteresis is enabled, the FIFO does not generate a new DMA request until the upper watermark is reached. In the case of DMA reading data from FIFO, the DMA requests must be generated by the upper watermark. If the DMA hysteresis is enabled, the FIFO does not generate a new DMA request until the lower watermark is reached. 0 _B DMA direction read in hysteresis mode 1 _B DMA direction write in hysteresis mode
0	31:4	r	Reserved Read as zero, shall be written as zero.


Generic Timer Module (GTM)

28.7.5.14 Register FIFO[i]_CH[z]_EIRQ_EN

FIFOi Channel z Error Interrupt Enable Register

FIFOi_CHz_EIRQ_EN (i=0-2; z=0-7)

FIFOi Channel z Error Interrupt Enable Register(018434_H+i*4000_H+z*40_H) Application Reset Value: 0000 0000_H



Field	Bits	Type	Description
FIFO_EMPTY_EIRQ_EN	0	rw	FIFO Empty error interrupt enable 0 _B Disable error interrupt, error interrupt is not visible outside GTM 1 _B Enable error interrupt, error interrupt is visible outside GTM
FIFO_FULL_EIRQ_EN	1	rw	FIFO Full error interrupt enable 0 _B Disable error interrupt, error interrupt is not visible outside GTM 1 _B Enable error interrupt, error interrupt is visible outside GTM
FIFO_LWM_EIRQ_EN	2	rw	FIFO Lower Watermark error interrupt enable 0 _B Disable error interrupt, error interrupt is not visible outside GTM 1 _B Enable error interrupt, error interrupt is visible outside GTM
FIFO_UWM_EIRQ_EN	3	rw	FIFO Upper Watermark error interrupt enable 0 _B Disable error interrupt, error interrupt is not visible outside GTM 1 _B Enable error interrupt, error interrupt is visible outside GTM
0	31:4	r	Reserved Read as zero, shall be written as zero.