Eccelerators Library IP specification

Table of Contents

List of Figures

List of Tables

1. EventCatcherIfc

1.1. Event Catcher Interface (EventCatcherIfc)

Interface containing a basic Event Catcher block.

Table 1.1. Blocks of Event Catcher Interface

Blocks of Event Catcher Interface		
Block Address	ID	Block Name
`0x00`	EventCatcherBlk	Event Catcher Block

Table 1.2. Resets of Event Catcher Interface

Resets of Registers of Event Catcher Interface	
ID	Reset Name
Async	BusReset: Asynchronous Bus Reset

1.1.1. Event Catcher Block (EventCatcherBlk)

This block defines a basic event catcher e.g. to convert **egde triggered** interrupt sources to **level triggered** interrupt sources. Its purpose is to be inherited by implementations of e.g., GPIO or Timer controllers utilizing this function to provide event information to SW for polling or as a prestage to transport events to an interrupt controller. Usually the events can be activated or deactivated at the HW block sourcing them e.g. timer is activated or not. The events must be deliverered as a pulse of exactly one clock duration.

Event Catcher details:

Figure 1.1. Event Catcher details



Table 1.3. Registers or Delegates of Event Catcher Block

Registers or Delegates of Event Catcher Block		

`0x00`
..
`0x0b`
		Event Catcher Block

Address	ID	Name
`0x00`	EventMaskReg	Event Mask Register
`0x04`	EventCatchReg	Event Catch Register
`0x08`	EventOverrun-Reg	Event Overrun Register

1.1.1.1. Event Mask Register (EventMaskReg)

Table 1.4. Bits of Event Mask Register

Bits of Event Mask Register			
`0x00`			Event Mask Register (EventMaskReg)
Bits	ID	Type	Description
03 .. 00	Mask	RW	**Table 1.5. Values of Mask** Value / ID / Type / Description `0x1` / EventEnabled / RW / Event is catched and forwarded. `0x0` / EventDis-abled / RW / Event is ignored.

Table 1.6. Resets of Mask

0x0	BusReset	RW	Default Bus Reset

1.1.1.2. Event Catch Register (EventCatchReg)

Table 1.7. Bits of Event Catch Register

Bits of Event Catch Register			
0x04			Event Catch Register (EventCatchReg)
Bits	ID	Type	Description
03 .. 00	Catch	R/W	**Table 1.8. Values of Catch** Value / ID / Type / Description 0x1 / Catched / R / An event has been catched and is waiting to be processed. 0x0 / NotCatched / R / No event has been catched. 0x1 / Confirmed / W / Notifies HW that a catched event has been processed by SW. SW writes Confirmed to confirm to HW that a catched event has been processed. The value isn't stored, thus there is no need to reset it to '0' again. Solely the write action is sufficient. 0x0 / InEffective / W / Writing this value has no effect. **Table 1.9. Resets of Catch** Init Value / ID / Impact / Description 0b0000 / Async / R / BusReset: Asynchronous Bus Reset The bit Catch is set to NotCatched after reset in the usually attached EventCatcher HW block.

1.1.1.3. Event Overrun Register (EventOverrunReg)

Table 1.10. Bits of Event Overrun Register

Bits of Event Overrun Register			
0x08			Event Overrun Register (EventOverrunReg)
Bits	ID	Type	Description
03 .. 00	Overrun	R/W	**Table 1.11. Values of Overrun** Value / ID / Type / Description 0x1 / Happened / R / There has been a new event before a catched event had been processed thus an overrun has happened and at least one event has been lost. 0x0 / NotHappened / R / No event has been lost. 0x1 / Confirmed / W / Notifies HW that a event overrun has been processed by SW. SW writes Confirmed to confirm to HW that a event overrun has been processed. The value isn't stored, thus there is no need to reset it to '0' again. Solely the write action is sufficient. 0x0 / InEffective / W / Writing this value has no effect. **Table 1.12. Resets of Overrun** Init Value / ID / Impact / Description 0b0000 / Async / R / BusReset: Asynchronous Bus Reset The bit Overrun is set to NotHappened after reset in the usually attached EventCatcher HW block.