

# **Eccelerators Library IP specification**

# Table of Contents

1. InterruptGeneratorIfc .....	1
1.1. Interrupt Generator Interface (InterruptGeneratorIfc) .....	1
1.1.1. Interrupt Generator Block (InterruptGeneratorBlk) .....	4

# List of Figures

1.1. Interrupt Generator details slice 0 .....	1
1.2. Interrupt Generator details slice 1 .....	2
1.3. Interrupt Generator details slice 2 .....	3
1.4. Interrupt Generator details slice 3 .....	3

## List of Tables

1.1. Blocks of Interrupt Generator Interface .....	3
1.2. Resets of Interrupt Generator Interface .....	4
1.3. Registers or Delegates of Interrupt Generator Block .....	4
1.4. Bits of Control Register .....	4
1.5. Values of ChannelOperation3 .....	5
1.6. Resets of ChannelOperation3 .....	5
1.7. Values of ChannelOperation2 .....	5
1.8. Resets of ChannelOperation2 .....	5
1.9. Values of ChannelOperation1 .....	5
1.10. Resets of ChannelOperation1 .....	5
1.11. Values of ChannelOperation0 .....	5
1.12. Resets of ChannelOperation0 .....	5
1.13. Bits of Status Register .....	5
1.14. Values of ChannelStatus3 .....	5
1.15. Values of ChannelStatus2 .....	5
1.16. Values of ChannelStatus1 .....	5
1.17. Values of ChannelStatus0 .....	5
1.18. Bits of Charged Count Register .....	6
1.19. Resets of Count .....	6
1.20. Bits of Charged Count Register .....	6
1.21. Resets of Count .....	6
1.22. Bits of Charged Count Register .....	6
1.23. Resets of Count .....	6
1.24. Bits of Charged Count Register .....	6
1.25. Resets of Count .....	6
1.26. Bits of Actual Count Register .....	6
1.27. Bits of Actual Count Register .....	6
1.28. Bits of Actual Count Register .....	7
1.29. Bits of Actual Count Register .....	7
1.30. Bits of Failure Count Register .....	7
1.31. Bits of Failure Count Register .....	7
1.32. Bits of Failure Count Register .....	7
1.33. Bits of Failure Count Register .....	8
1.34. Bits of Interval Register .....	8
1.35. Resets of Interval .....	8
1.36. Bits of Interval Register .....	8
1.37. Resets of Interval .....	8
1.38. Bits of Interval Register .....	8
1.39. Resets of Interval .....	8
1.40. Bits of Interval Register .....	8
1.41. Resets of Interval .....	9
1.42. Bits of Reference Count Register .....	9
1.43. Resets of Count .....	9
1.44. Bits of Reference Count Register .....	9
1.45. Resets of Count .....	9
1.46. Bits of Reference Count Register .....	9
1.47. Resets of Count .....	9
1.48. Bits of Reference Count Register .....	9
1.49. Resets of Count .....	9

# 1. InterruptGeneratorIfc

## 1.1. Interrupt Generator Interface (InterruptGeneratorIfc)

Interface containing a basic Interrupt Generator block as predictable source and execution check for interrupt simulation.

Interrupt Generator details:

Figure 1.1. Interrupt Generator details slice 0




Figure 1.2. Interrupt Generator details slice 1




Figure 1.3. Interrupt Generator details slice 2




Figure 1.4. Interrupt Generator details slice 3




Table 1.1. Blocks of Interrupt Generator Interface

Blocks of Interrupt Generator Interface		
Block Address	ID	Block Name
0x00	InterruptGeneratorBk	<a href="#">Interrupt Generator Block</a>

Table 1.2. Resets of Interrupt Generator Interface

Resets of Registers of Interrupt Generator Interface	
ID	Reset Name

## 1.1.1. Interrupt Generator Block (InterruptGeneratorBlk)

This block defines a basic Interrupt Generator block as predictable source and execution check for interrupt simulation. It provides 4 channels to generate 4 interrupt sources.

Constraints:

1. Generate interrupts at a configurable rate for level triggered interrupt destinations.
2. Check if interrupts are executed in time.
3. Provide a failure output.

Table 1.3. Registers or Delegates of Interrupt Generator Block

Registers or Delegates of Interrupt Generator Block		
0x00		<a href="#">Interrupt Generator Block</a>
..		
0x57		
Address	ID	Name
0x00	ControlReg	<a href="#">Control Register</a>
0x04	StatusReg	<a href="#">Status Register</a>
0x08	ChargedCountReg0	<a href="#">Charged Count Register</a>
0x0c	ChargedCountReg1	<a href="#">Charged Count Register</a>
0x10	ChargedCountReg2	<a href="#">Charged Count Register</a>
0x14	ChargedCountReg3	<a href="#">Charged Count Register</a>
0x18	ActualCountReg0	<a href="#">Actual Count Register</a>
0x1c	ActualCountReg1	<a href="#">Actual Count Register</a>
0x20	ActualCountReg2	<a href="#">Actual Count Register</a>
0x24	ActualCountReg3	<a href="#">Actual Count Register</a>
0x28	FailureCountReg0	<a href="#">Failure Count Register</a>
0x2c	FailureCountReg1	<a href="#">Failure Count Register</a>
0x30	FailureCountReg2	<a href="#">Failure Count Register</a>
0x34	FailureCountReg3	<a href="#">Failure Count Register</a>
0x38	IntervalReg0	<a href="#">Interval Register</a>
0x3c	IntervalReg1	<a href="#">Interval Register</a>
0x40	IntervalReg2	<a href="#">Interval Register</a>
0x44	IntervalReg3	<a href="#">Interval Register</a>
0x48	ReferenceCountReg0	<a href="#">Reference Count Register</a>
0x4c	ReferenceCountReg1	<a href="#">Reference Count Register</a>
0x50	ReferenceCountReg2	<a href="#">Reference Count Register</a>
0x54	ReferenceCountReg3	<a href="#">Reference Count Register</a>

### 1.1.1.1. Control Register (ControlReg)

Table 1.4. Bits of Control Register

Bits of Control Register			
0x00		<a href="#">Control Register (ControlReg)</a>	
Bits	ID	Type	Description



03	ChannelOperation3	RW	<b>Table 1.5. Values of ChannelOperation3</b> <table> <tr> <th>Value</th><th>ID</th><th>Type</th><th>Description</th></tr> <tr> <td>0x0</td><td>Disabled</td><td>R</td><td>An Interrupt is not pending.</td></tr> <tr> <td>0x1</td><td>Enabled</td><td>R</td><td>An Interrupt is pending.</td></tr> </table> <b>Table 1.6. Resets of ChannelOperation3</b> <table> <tr> <td>0x0</td><td>BusReset</td><td>RW</td><td>Default Bus Reset</td></tr> </table>	Value	ID	Type	Description	0x0	Disabled	R	An Interrupt is not pending.	0x1	Enabled	R	An Interrupt is pending.	0x0	BusReset	RW	Default Bus Reset
Value	ID	Type	Description																
0x0	Disabled	R	An Interrupt is not pending.																
0x1	Enabled	R	An Interrupt is pending.																
0x0	BusReset	RW	Default Bus Reset																
02	ChannelOperation2	RW	<b>Table 1.7. Values of ChannelOperation2</b> <table> <tr> <th>Value</th><th>ID</th><th>Type</th><th>Description</th></tr> <tr> <td>0x0</td><td>Disabled</td><td>R</td><td>An Interrupt is not pending.</td></tr> <tr> <td>0x1</td><td>Enabled</td><td>R</td><td>An Interrupt is pending.</td></tr> </table> <b>Table 1.8. Resets of ChannelOperation2</b> <table> <tr> <td>0x0</td><td>BusReset</td><td>RW</td><td>Default Bus Reset</td></tr> </table>	Value	ID	Type	Description	0x0	Disabled	R	An Interrupt is not pending.	0x1	Enabled	R	An Interrupt is pending.	0x0	BusReset	RW	Default Bus Reset
Value	ID	Type	Description																
0x0	Disabled	R	An Interrupt is not pending.																
0x1	Enabled	R	An Interrupt is pending.																
0x0	BusReset	RW	Default Bus Reset																
01	ChannelOperation1	RW	<b>Table 1.9. Values of ChannelOperation1</b> <table> <tr> <th>Value</th><th>ID</th><th>Type</th><th>Description</th></tr> <tr> <td>0x0</td><td>Disabled</td><td>R</td><td>An Interrupt is not pending.</td></tr> <tr> <td>0x1</td><td>Enabled</td><td>R</td><td>An Interrupt is pending.</td></tr> </table> <b>Table 1.10. Resets of ChannelOperation1</b> <table> <tr> <td>0x0</td><td>BusReset</td><td>RW</td><td>Default Bus Reset</td></tr> </table>	Value	ID	Type	Description	0x0	Disabled	R	An Interrupt is not pending.	0x1	Enabled	R	An Interrupt is pending.	0x0	BusReset	RW	Default Bus Reset
Value	ID	Type	Description																
0x0	Disabled	R	An Interrupt is not pending.																
0x1	Enabled	R	An Interrupt is pending.																
0x0	BusReset	RW	Default Bus Reset																
00	ChannelOperation0	RW	<b>Table 1.11. Values of ChannelOperation0</b> <table> <tr> <th>Value</th><th>ID</th><th>Type</th><th>Description</th></tr> <tr> <td>0x0</td><td>Disabled</td><td>R</td><td>An Interrupt is not pending.</td></tr> <tr> <td>0x1</td><td>Enabled</td><td>R</td><td>An Interrupt is pending.</td></tr> </table> <b>Table 1.12. Resets of ChannelOperation0</b> <table> <tr> <td>0x0</td><td>BusReset</td><td>RW</td><td>Default Bus Reset</td></tr> </table>	Value	ID	Type	Description	0x0	Disabled	R	An Interrupt is not pending.	0x1	Enabled	R	An Interrupt is pending.	0x0	BusReset	RW	Default Bus Reset
Value	ID	Type	Description																
0x0	Disabled	R	An Interrupt is not pending.																
0x1	Enabled	R	An Interrupt is pending.																
0x0	BusReset	RW	Default Bus Reset																

## 1.1.1.2. Status Register (StatusReg)

Table 1.13. Bits of Status Register

Bits of Status Register																			
0x04		<a href="#">Status Register (StatusReg)</a>																	
Bits	ID	Type	Description																
07 .. 06	ChannelStatus3	R	<b>Table 1.14. Values of ChannelStatus3</b> <table> <tr> <th>Value</th><th>ID</th><th>Type</th><th>Description</th></tr> <tr> <td>0b00</td><td>Idle</td><td>R</td><td>An Interrupt is pending.</td></tr> <tr> <td>0b01</td><td>Operating</td><td>R</td><td>An Interrupt is not pending.</td></tr> <tr> <td>0b1 *</td><td>Ended</td><td>R</td><td>An Interrupt is not pending.</td></tr> </table>	Value	ID	Type	Description	0b00	Idle	R	An Interrupt is pending.	0b01	Operating	R	An Interrupt is not pending.	0b1 *	Ended	R	An Interrupt is not pending.
Value	ID	Type	Description																
0b00	Idle	R	An Interrupt is pending.																
0b01	Operating	R	An Interrupt is not pending.																
0b1 *	Ended	R	An Interrupt is not pending.																
05 .. 04	ChannelStatus2	R	<b>Table 1.15. Values of ChannelStatus2</b> <table> <tr> <th>Value</th><th>ID</th><th>Type</th><th>Description</th></tr> <tr> <td>0b00</td><td>Idle</td><td>R</td><td>An Interrupt is pending.</td></tr> <tr> <td>0b01</td><td>Operating</td><td>R</td><td>An Interrupt is not pending.</td></tr> <tr> <td>0b1 *</td><td>Ended</td><td>R</td><td>An Interrupt is not pending.</td></tr> </table>	Value	ID	Type	Description	0b00	Idle	R	An Interrupt is pending.	0b01	Operating	R	An Interrupt is not pending.	0b1 *	Ended	R	An Interrupt is not pending.
Value	ID	Type	Description																
0b00	Idle	R	An Interrupt is pending.																
0b01	Operating	R	An Interrupt is not pending.																
0b1 *	Ended	R	An Interrupt is not pending.																
03 .. 02	ChannelStatus1	R	<b>Table 1.16. Values of ChannelStatus1</b> <table> <tr> <th>Value</th><th>ID</th><th>Type</th><th>Description</th></tr> <tr> <td>0b00</td><td>Idle</td><td>R</td><td>An Interrupt is pending.</td></tr> <tr> <td>0b01</td><td>Operating</td><td>R</td><td>An Interrupt is not pending.</td></tr> <tr> <td>0b1 *</td><td>Ended</td><td>R</td><td>An Interrupt is not pending.</td></tr> </table>	Value	ID	Type	Description	0b00	Idle	R	An Interrupt is pending.	0b01	Operating	R	An Interrupt is not pending.	0b1 *	Ended	R	An Interrupt is not pending.
Value	ID	Type	Description																
0b00	Idle	R	An Interrupt is pending.																
0b01	Operating	R	An Interrupt is not pending.																
0b1 *	Ended	R	An Interrupt is not pending.																
01 .. 00	ChannelStatus0	R	<b>Table 1.17. Values of ChannelStatus0</b> <table> <tr> <th>Value</th><th>ID</th><th>Type</th><th>Description</th></tr> <tr> <td>0b00</td><td>Idle</td><td>R</td><td>An Interrupt is pending.</td></tr> <tr> <td>0b01</td><td>Operating</td><td>R</td><td>An Interrupt is not pending.</td></tr> <tr> <td>0b1 *</td><td>Ended</td><td>R</td><td>An Interrupt is not pending.</td></tr> </table>	Value	ID	Type	Description	0b00	Idle	R	An Interrupt is pending.	0b01	Operating	R	An Interrupt is not pending.	0b1 *	Ended	R	An Interrupt is not pending.
Value	ID	Type	Description																
0b00	Idle	R	An Interrupt is pending.																
0b01	Operating	R	An Interrupt is not pending.																
0b1 *	Ended	R	An Interrupt is not pending.																

### 1.1.1.3. Charged Count Register (ChargedCountReg0)

Table 1.18. Bits of Charged Count Register

Bits of Charged Count Register				
0x08		<a href="#">Charged Count Register (ChargedCountReg0)</a>		
Bits	ID	Type	Description	
31	Count	RW	Number of interrupts to be generated and expected to be handled by SW.	
..			<b>Table 1.19. Resets of Count</b>	
00			0x0000.0000	BusReset RW Default Bus Reset

### 1.1.1.4. Charged Count Register (ChargedCountReg1)

Table 1.20. Bits of Charged Count Register

Bits of Charged Count Register				
0x0c		<a href="#">Charged Count Register (ChargedCountReg1)</a>		
Bits	ID	Type	Description	
31	Count	RW	Number of interrupts to be generated and expected to be handled by SW.	
..			<b>Table 1.21. Resets of Count</b>	
00			0x0000.0000	BusReset RW Default Bus Reset

### 1.1.1.5. Charged Count Register (ChargedCountReg2)

Table 1.22. Bits of Charged Count Register

Bits of Charged Count Register				
0x10		<a href="#">Charged Count Register (ChargedCountReg2)</a>		
Bits	ID	Type	Description	
31	Count	RW	Number of interrupts to be generated and expected to be handled by SW.	
..			<b>Table 1.23. Resets of Count</b>	
00			0x0000.0000	BusReset RW Default Bus Reset

### 1.1.1.6. Charged Count Register (ChargedCountReg3)

Table 1.24. Bits of Charged Count Register

Bits of Charged Count Register				
0x14		<a href="#">Charged Count Register (ChargedCountReg3)</a>		
Bits	ID	Type	Description	
31	Count	RW	Number of interrupts to be generated and expected to be handled by SW.	
..			<b>Table 1.25. Resets of Count</b>	
00			0x0000.0000	BusReset RW Default Bus Reset

### 1.1.1.7. Actual Count Register (ActualCountReg0)

Table 1.26. Bits of Actual Count Register

Bits of Actual Count Register				
0x18		<a href="#">Actual Count Register (ActualCountReg0)</a>		
Bits	ID	Type	Description	
31	Count	R	Actual count of interrupts already generated.	
..				
00				

### 1.1.1.8. Actual Count Register (ActualCountReg1)

Table 1.27. Bits of Actual Count Register

Bits of Actual Count Register				
-------------------------------	--	--	--	--

0x1c			<a href="#">Actual Count Register (ActualCountReg1)</a>
Bits	ID	Type	Description
31	Count	R	Actual count of interrupts already generated.
..			
00			

## 1.1.1.9. Actual Count Register (ActualCountReg2)

Table 1.28. Bits of Actual Count Register

Bits of Actual Count Register			
0x20			<a href="#">Actual Count Register (ActualCountReg2)</a>
Bits	ID	Type	Description
31	Count	R	Actual count of interrupts already generated.
..			
00			

## 1.1.1.10. Actual Count Register (ActualCountReg3)

Table 1.29. Bits of Actual Count Register

Bits of Actual Count Register			
0x24			<a href="#">Actual Count Register (ActualCountReg3)</a>
Bits	ID	Type	Description
31	Count	R	Actual count of interrupts already generated.
..			
00			

## 1.1.1.11. Failure Count Register (FailureCountReg0)

Table 1.30. Bits of Failure Count Register

Bits of Failure Count Register			
0x28			<a href="#">Failure Count Register (FailureCountReg0)</a>
Bits	ID	Type	Description
31	Count	R	Failure count of missed interrupts.
..			
00			

## 1.1.1.12. Failure Count Register (FailureCountReg1)

Table 1.31. Bits of Failure Count Register

Bits of Failure Count Register			
0x2c			<a href="#">Failure Count Register (FailureCountReg1)</a>
Bits	ID	Type	Description
31	Count	R	Failure count of missed interrupts.
..			
00			

## 1.1.1.13. Failure Count Register (FailureCountReg2)

Table 1.32. Bits of Failure Count Register

Bits of Failure Count Register			
0x30			<a href="#">Failure Count Register (FailureCountReg2)</a>
Bits	ID	Type	Description
31	Count	R	Failure count of missed interrupts.

..			
00			

## 1.1.1.14. Failure Count Register (FailureCountReg3)

Table 1.33. Bits of Failure Count Register

Bits of Failure Count Register			
0x34		<a href="#">Failure Count Register (FailureCountReg3)</a>	
Bits	ID	Type	Description
31	Count	R	Failure count of missed interrupts.
..			
00			

## 1.1.1.15. Interval Register (IntervalReg0)

Table 1.34. Bits of Interval Register

Bits of Interval Register							
0x38		<a href="#">Interval Register (IntervalReg0)</a>					
Bits	ID	Type	Description				
31	Interval	RW	Interval of generated interrupt in nanoseconds.				
..							
00			<p><b>Table 1.35. Resets of Interval</b></p> <table> <tr> <td>0x0000 . 0000</td><td>BusReset</td><td>RW</td><td>Default Bus Reset</td></tr> </table>	0x0000 . 0000	BusReset	RW	Default Bus Reset
0x0000 . 0000	BusReset	RW	Default Bus Reset				

## 1.1.1.16. Interval Register (IntervalReg1)

Table 1.36. Bits of Interval Register

Bits of Interval Register							
0x3c		<a href="#">Interval Register (IntervalReg1)</a>					
Bits	ID	Type	Description				
31	Interval	RW	Interval of generated interrupt in nanoseconds.				
..							
00			<p><b>Table 1.37. Resets of Interval</b></p> <table> <tr> <td>0x0000 . 0000</td><td>BusReset</td><td>RW</td><td>Default Bus Reset</td></tr> </table>	0x0000 . 0000	BusReset	RW	Default Bus Reset
0x0000 . 0000	BusReset	RW	Default Bus Reset				

## 1.1.1.17. Interval Register (IntervalReg2)

Table 1.38. Bits of Interval Register

Bits of Interval Register							
0x40		<a href="#">Interval Register (IntervalReg2)</a>					
Bits	ID	Type	Description				
31	Interval	RW	Interval of generated interrupt in nanoseconds.				
..							
00			<p><b>Table 1.39. Resets of Interval</b></p> <table> <tr> <td>0x0000 . 0000</td><td>BusReset</td><td>RW</td><td>Default Bus Reset</td></tr> </table>	0x0000 . 0000	BusReset	RW	Default Bus Reset
0x0000 . 0000	BusReset	RW	Default Bus Reset				

## 1.1.1.18. Interval Register (IntervalReg3)

Table 1.40. Bits of Interval Register

Bits of Interval Register			
0x44		<a href="#">Interval Register (IntervalReg3)</a>	
Bits	ID	Type	Description
31	Interval	RW	Interval of generated interrupt in nanoseconds.
..			
00			

Table 1.41. Resets of Interval

0x0000.0000	BusReset	RW	Default Bus Reset
-------------	----------	----	-------------------

## 1.1.1.19. Reference Count Register (ReferenceCountReg0)

Table 1.42. Bits of Reference Count Register

Bits of Reference Count Register							
0x48		<a href="#">Reference Count Register (ReferenceCountReg0)</a>					
Bits	ID	Type	Description				
31	Count	RW	Reference count written by SW to acknowledge a processed interrupt.				
..							
<b>Table 1.43. Resets of Count</b> <table> <tr> <td>0x0000.0000</td><td>BusReset</td><td>RW</td><td>Default Bus Reset</td></tr> </table>				0x0000.0000	BusReset	RW	Default Bus Reset
0x0000.0000	BusReset	RW	Default Bus Reset				
00							

## 1.1.1.20. Reference Count Register (ReferenceCountReg1)

Table 1.44. Bits of Reference Count Register

Bits of Reference Count Register							
0x4c		<a href="#">Reference Count Register (ReferenceCountReg1)</a>					
Bits	ID	Type	Description				
31	Count	RW	Reference count written by SW to acknowledge a processed interrupt.				
..							
<b>Table 1.45. Resets of Count</b> <table> <tr> <td>0x0000.0000</td><td>BusReset</td><td>RW</td><td>Default Bus Reset</td></tr> </table>				0x0000.0000	BusReset	RW	Default Bus Reset
0x0000.0000	BusReset	RW	Default Bus Reset				
00							

## 1.1.1.21. Reference Count Register (ReferenceCountReg2)

Table 1.46. Bits of Reference Count Register

Bits of Reference Count Register							
0x50		<a href="#">Reference Count Register (ReferenceCountReg2)</a>					
Bits	ID	Type	Description				
31	Count	RW	Reference count written by SW to acknowledge a processed interrupt.				
..							
<b>Table 1.47. Resets of Count</b> <table> <tr> <td>0x0000.0000</td><td>BusReset</td><td>RW</td><td>Default Bus Reset</td></tr> </table>				0x0000.0000	BusReset	RW	Default Bus Reset
0x0000.0000	BusReset	RW	Default Bus Reset				
00							

## 1.1.1.22. Reference Count Register (ReferenceCountReg3)

Table 1.48. Bits of Reference Count Register

Bits of Reference Count Register							
0x54		<a href="#">Reference Count Register (ReferenceCountReg3)</a>					
Bits	ID	Type	Description				
31	Count	RW	Reference count written by SW to acknowledge a processed interrupt.				
..							
<b>Table 1.49. Resets of Count</b> <table> <tr> <td>0x0000.0000</td><td>BusReset</td><td>RW</td><td>Default Bus Reset</td></tr> </table>				0x0000.0000	BusReset	RW	Default Bus Reset
0x0000.0000	BusReset	RW	Default Bus Reset				
00							