


Adam Ness & Marty Townley VLSI 4/25/17 – MIPS Project Milestone 3

Layout Plots:

Overall datapath including new alu and shifter:









Simulation:

The datapath was tested in irsim, using exhaustive testing on the shifter (demonstrating all possible input values for b and k). The alu operation was also tested the same way as in lab 4. The design passes all tests. Below are a few selected test waveforms:

Complete exhaustive waveform:



add:



and



nor:



or:




sll:

ор	3											
а	1111111											
b		01001011		01001100								
k	101 110 111		111	000 001 010		010	011	100	101	110	111	
result	01100000	11000000	10000000	01001100	10011000	00110000	01100000	11000000	10000000	0000000	0	
			*				*		~			

slt:

ор		96											
а				01100000		01100001							
b	00000100	00001000	00010000	00100000	01000000	10000000	00000001	00000010	00000100	00001000	00010000		
k		600											
result		00000000 00000001						0000000					

sra:



srl:



sub:

ор		84										
а			01001000			01001001						
b	00001000	00010000	00100000	01000000	10000000	0000001 0000010 0000100 0001000 0010000 0010000						
k	000											
result	01000000	00111000	00101000	00001000	11001000	01001000	01000111	01000101	01000001	00111001	00101001	
		~	~			~						

xor:

ор		49											
а				01100101		01100110							
b	00000100	00001000	00010000	00100000	01000000	10000000	00000001	00000010	00000100	00001000	00010000		
k		000											
result	01100001	01101101	01110101	01000101	00100101	11100101	01100111	01100100	01100010	01101110	01110110		