


Week 2 Project Deliverable: Complete Funnel Shifter Design (Pass-Transistor Array)

Source Generator Logic:

N-2:0:









Array Shifter:


Tile:




Array:




Three-Eight Decoder:




Shifter (Complete):



Shifter (Left side detail):



Shifter (Right side detail):



IRSIM Simulation Plots

Left shift with arith low:

	t billit with all to w.					
right			0			
arith				0		
А	10100111	10101000	10101001		10101010	10101010
К			2			2
Y	10011100	10100000	10100100		10101000	10101000

Left shift with arith high:

right							
arith				1			
А	01000100	01000100 01000101 01000110 01000		111	01001000	01000111	
К	2						2
Y	00010000	00010100	00011000	00011	100	00100000	00011100

Right logical shift:

right		Sur Silite					1
arith							О
А	10010000	10010001	10010010		10010011	10010100	10010010
К				2	2		
Υ			00100100			00100101	00100100

Right arithmetic shift:

right						
arith						
А	10110011	10110100	10110101	10110110	10110111	10110111
К	2					
Y	11101100 11101101					11101101