
Adam Ness and Marty Townley 2/27/17 ECE424

Lab 5 Report


decoder_bench.v Simulation Waveform:

		ρ , 10	On , , , ,	20n	30n 4	O n , , 50
decoder_bench.DUV.a[1:0] vcdplus.vpd	2h	0	1	2	3	0
decoder_bench.DUV.y0 vcdplus.vpd	1b					
decoder_bench.DUV.y1 vcdplus.vpd	1b					
decoder_bench.DUV.y2 vcdplus.vpd	1b					<u> </u>
decoder_bench.DUV.y3 vcdplus.vpd	1b]
					•	


decoder Schematic:




decoder Magic Layout:




decoder IRSIM Waveform:




alu_ctl Schematic:



alu_ctl Magic Layout:





alt decoder IRSIM Waveform:

alu_op	00	01	10								
funct		0	32	34	36	37	38	39	43		
ор	40	84	40	84	9	57	49	65	86		
а											
b											
result									0		

Notes:

```
In the tarball:

Magic Layout that has <u>only</u> alu_ctl: alu_ctl.mag

Magic Layout with alu_ctl <u>and</u> alt_alu_8: alu_decode.mag

TCL command file for decoder: decoder_test.cmd

TCL command file for alu_decode: alu_decode.cmd
```

All tests were passed for both simulations.

Appendix:

decoder test.cmd:

```
h Vdd!
l Gnd!

##### VECTOR DECLARATIONS #####
vector a {a[1]} {a[0]}

stepsize 100

analyzer a y0 y1 y2 y3

##### EXECUTED CODE #####
setvector a 00
s

setvector a 01
s

setvector a 10
s

setvector a 11
s
```

```
setvector a 00
```

alu decode.cmd:

```
h Vdd!
1 Gnd!
vector alu op alu op1 alu op0
vector funct funct5 funct4 funct3 funct2 funct1 funct0
            op6 op5 op4 op3 op2 op1 op0
vector op
vector a a7 a6 a5 a4 a3 a2 a1 a0
vector b b7 b6 b5 b4 b3 b2 b1 b0
vector result result7 result6 result5 result4 result3 result2 result1 result0
stepsize 250
analyzer alu op funct op a b result zero
w alu op funct op a b result zero
################## PROCESSES ################################
proc dec2bin {i {width {}}} {
    #returns the binary representation of $i
    # width determines the length of the returned string (left truncated or added
left 0)
   # use of width allows concatenation of bits sub-fields
   set res {}
   if {$i<0} {
       set sign -
       set i [expr {abs($i)}]
    } else {
       set sign {}
   }
   while {$i>0} {
       set res [expr {$i%2}]$res
       set i [expr {$i/2}]
   if {$res eq {}} {set res 0}
   if {$width ne {}} {
       append d [string repeat 0 $width] $res
       set res [string range $d [string length $res] end]
   return $sign$res
}
proc cycleInput {} {
for {set i 0} {$i < 256} {incr i} {
```

```
set adec [dec2bin $i 8]
    #puts "adec is: $adec"
    setvector a $adec
    set j 1
            while \{\$j < 256\} {
                    set bdec [dec2bin $j 8]
              #puts "bdec is: $bdec"
              setvector b $bdec
              set j [expr $j << 1]
              checkAnswer
            }
}
}
proc checkAnswer {} {
     set expectedNum 0
     if { [query op] == 9 } {
      #and
      set expectedNum [expr [query a] & [query b] ]
     } elseif { [query op] == 57} {
       #or
       set expectedNum [expr [query a] | [query b] ]
     } elseif { [query op] == 65} {
       #nor
       set expectedNum [expr [query a] | [query b] ]
       set expectedNum [expr ~$expectedNum]
       set expectedNum [expr 256 + $expectedNum]
     } elseif { [query op] == 49} {
       #xor
       set expectedNum [expr [query a] ^ [query b] ]
     } elseif { [query op] == 40} {
       #add
       set expectedNum [expr [query a] + [query b] ]
     } elseif { [query op] == 84} {
       #sub
       set expectedNum [expr [query a] - [query b] ]
       if { $expectedNum < 0} {</pre>
              set expectedNum [expr $expectedNum + 256]
       }
     } elseif { [query op] == 86} {
       #slt
       set expectedNum [expr [query a] < [query b] ]</pre>
     }
     set decex $expectedNum
     set binex [dec2bin $expectedNum 8]
     set decre [query result]
     set binre [dec2bin $decre 8]
     puts "a is [query a]; b is [query b]"
     puts "dec expected: $decex"
     #puts "bin expected: $binex"
     puts "dec result: $decre"
```

```
#puts "bin result: $binre"
    #if { $expectedNum < 240} {</pre>
     assert result [dec2bin $expectedNum 8]
    #}
}
#lw, sw, ...
setvector alu_op 0x0
setvector funct 0x00
cycleInput
#beq, bne, ...
setvector alu op 0x1
setvector funct 0x00
cycleInput
#add
setvector alu op 0x2
setvector funct 0x20
cycleInput
#sub
setvector alu op 0x2
setvector funct 0x22
cycleInput
#and
setvector alu op 0x2
setvector funct 0x24
cycleInput
setvector alu op 0x2
setvector funct 0x25
cycleInput
#xor
setvector alu op 0x2
setvector funct 0x26
cycleInput
setvector alu_op 0x2
setvector funct 0x27
cycleInput
#sltu
setvector alu op 0x2
setvector funct 0x2B
cycleInput
```