

```

Last login: Fri May 7 13:51:31 on ttys000
zlei@baobab ~ % devcloud
zsh: command not found: devcloud
zlei@baobab ~ % ssh devcloud
#####
#
# Welcome to the Intel DevCloud for oneAPI Projects!
#
# 1) See https://devcloud.intel.com/oneapi/ for instructions and rules for
# the OneAPI Instance.
#
# 2) See https://github.com/intel/FPGA-Devcloud for instructions and rules for
# the FPGA Instance.
#
# Note: Your invitation email sent to you contains the authentication URL.
#
# If you have any questions regarding the cloud usage, post them at
# https://software.intel.com/en-us/forums/intel-devcloud
#
# Intel DevCloud Team
#
#####
# Note: Cryptocurrency mining on the Intel DevCloud is forbidden.
# Mining will lead to immediate termination of your account.
#
#####
Last login: Fri May 7 11:51:37 2021 from 10.9.0.249
u59497@login-2:~$ ls
acc-op      minipro    opae-1.2.0-1    tmp
fifo-afu    new        opae-1.2.0-1.tar.gz  tools_setup.sh
intel-fpga-bbb opae      setup_bbb.sh    vlogan
u59497@login-2:~$ rm -rf acc-op
u59497@login-2:~$ ls
acc-op      minipro    opae-1.2.0-1    tmp
fifo-afu    new        opae-1.2.0-1.tar.gz  tools_setup.sh
intel-fpga-bbb opae      setup_bbb.sh    vlogan
u59497@login-2:~$ devcloud_login

```

You are selecting an interactive compute server session. Please consider using batch mode submission using  
devcloud\_login -b to not tie up compute servers with idle sessions.  
See the help menu using devcloud\_login -h for more details.

#### What are you trying to use the Devcloud for?

- 1) Arria 10 PAC Compilation and Programming – RTL AFU, OpenCL
- 2) Arria 10 – OneAPI, OpenVINO
- 3) Stratix 10 PAC Compilation and Programming – RTL AFU, OpenCL
- 4) Stratix 10 – OneAPI, OpenVINO
- 5) Compilation (Command Line) Only
- 6) Enter Specific Node Number

Number: 1

Which Arria 10 PAC Development Stack release would you like to source?

- 0) 1.2
- 1) 1.2.1

Number: 0

-----  
No available nodes for this hardware. Please select a new node.  
-----

You are selecting an interactive compute server session. Please consider using batch mode submission using  
devcloud\_login -b to not tie up compute servers with idle sessions.  
See the help menu using devcloud\_login -h for more details.

What are you trying to use the Devcloud for?

- 1) Arria 10 PAC Compilation and Programming - RTL AFU, OpenCL
- 2) Arria 10 - OneAPI, OpenVINO
- 3) Stratix 10 PAC Compilation and Programming - RTL AFU, OpenCL
- 4) Stratix 10 - OneAPI, OpenVINO
- 5) Compilation (Command Line) Only
- 6) Enter Specific Node Number

Number: 1

Which Arria 10 PAC Development Stack release would you like to source?

- 0) 1.2
- 1) 1.2.1

Number: 1

---

For X2G0 tunneling access. For users connected to intel firewall, copy and paste the following text in a new mobaxterm terminal:

```
ssh -L 4002:s005-n002:22 colfax-intel
```

For X2G0 tunneling access. For users NOT connected to intel firewall, copy and paste the following text in a new mobaxterm terminal:

```
ssh -L 4002:s005-n002:22 devcloud
```

---

```
running: qsub -q batch@v-qsvr-fpga -I -l nodes=s005-n002:ppn=2
qsub: waiting for job 20860.v-qsvr-fpga.aidevcloud to start
qsub: job 20860.v-qsvr-fpga.aidevcloud ready
```

```
#####
#      Date:          Fri May  7 12:17:33 PDT 2021
#      Job ID:         20860.v-qsvr-fpga.aidevcloud
#      User:           u59497
# Resources:          neednodes=s005-n002:ppn=2,nodes=s005-
n002:ppn=2,walltime=06:00:00
#####
```

Welcome to Ubuntu 18.04.4 LTS (GNU/Linux 4.15.18 x86\_64)

```
* Documentation:  https://help.ubuntu.com
* Management:    https://landscape.canonical.com
* Support:        https://ubuntu.com/advantage
```

```
* Pure upstream Kubernetes 1.21, smallest, simplest cluster ops!
```

```
https://microk8s.io/
```

```
* Canonical Livepatch is available for installation.
- Reduce system reboots and improve kernel security. Activate at:
https://ubuntu.com/livepatch
```

New release '20.04.2 LTS' available.

Run 'do-release-upgrade' to upgrade to it.

```
u59497@s005-n002:~$ tools_setup
```

### Which tool would you like to source?

- 1) Quartus Prime Lite
- 2) Quartus Prime Standard
- 3) Quartus Prime Pro
- 4) HLS
- 5) Arria 10 PAC Compilation and Programming – RTL AFU, OpenCL
- 6) Arria 10 – OneAPI, OpenVINO
- 7) Stratix 10 PAC Compilation and Programming – RTL AFU, OpenCL
- 8) Stratix 10 – OneAPI, OpenVINO

Number: 5

```
sourcing /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/inteldevstack/
init_env.sh
export QUARTUS_HOME=/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/
intelFPGA_pro/quartus
export OPAE_PLATFORM_ROOT=/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/
inteldevstack/a10_gx_pac_ias_1_2_1_pv
export AOCL_BOARD_PACKAGE_ROOT=/glob/development-tools/versions/fpgasupportstack/
a10/1.2.1/inteldevstack/a10_gx_pac_ias_1_2_1_pv/opencl/opencl_bsp
Adding $OPA_PLATFORM_ROOT/bin to PATH
export INTELFGAOCSDKROOT=/glob/development-tools/versions/fpgasupportstack/
a10/1.2.1/intelFPGA_pro/hld
export ALTERAOCSDKROOT=/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/
intelFPGA_pro/hld
Adding $QUARTUS_HOME/bin to PATH
source /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/
init_opencl.sh
```

```
sourcing /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/
hld/init_opencl.sh
INTELFGAOCSDKROOT is set to /glob/development-tools/versions/fpgasupportstack/
a10/1.2.1/intelFPGA_pro/hld. Using that.
```

```
Will use $QUARTUS_ROOTDIR_OVERRIDE= /glob/development-tools/versions/fpgasupportstack/
a10/1.2.1/intelFPGA_pro/quartus to find Quartus
```

```
Adding /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/
bin to PATH
Adding /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/
linux64/lib to LD_LIBRARY_PATH
Adding /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/hld/
host/linux64/lib to LD_LIBRARY_PATH
Adding /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/inteldevstack/
a10_gx_pac_ias_1_2_1_pv/opencl/opencl_bsp/linux64/lib to LD_LIBRARY_PATH
```

exporting basic building blocks env-variable settings

Putting python2 in the search path – required for Arria 10 development stack

```
u59497@s005-n002:~$ cd acc-op/hw
u59497@s005-n002:~/acc-op/hw$ ls
acc_control_unit.sv      acc_message_scheduler_op.sv  arbiter.sv
cci_mpf_app_conf.vh      cpu_datamem_mem.sv          cpu_pipereg.sv  csa.sv      fifo.sv
memory_map.sv
accel_compressor_op.sv  afu.json                    arbitration_unit.sv
ccip_std_afu.sv         cpu_datamem.sv              cpu_rf.sv       csr_mgr.sv  filelist.txt
miner.sv
accelerators.sv         afu.qsf                      cci_dma.sv
cpu_alu.sv              cpu_instrmem.sv             cpu_stall.sv    csr_mgr.vh  hal.sv
mmio_if.vh
accel.sv                afu.sv                       cci_mpf_app_conf_default.vh
cpu_control.sv          cpu_pc.sv                    cpu.sv          dma_if.vh   mem_ctrl.sv
u59497@s005-n002:~/acc-op/hw$ afu_synth_setup --source filelist.txt synth
```

```

Copying build from /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/
inteldevstack/a10_gx_pac_ias_1_2_1_pv/hw/lib/build...
Configuring Quartus build directory: synth/build
Loading platform database: /glob/development-tools/versions/fpgasupportstack/
a10/1.2.1/inteldevstack/a10_gx_pac_ias_1_2_1_pv/hw/lib/platform/platform_db/
a10_gx_pac_hssi.json
Loading platform-params database: /usr/share/opae/platform/platform_db/
platform_defaults.json
Loading AFU database: /usr/share/opae/platform/afu_top_ifc_db/ccip_std_afu.json
Writing platform/platform_afu_top_config.vh
Writing platform/platform_if_addenda.qsf
Writing ../hw/afu_json_info.vh
u59497@s005-n002:~/acc-op/hw$ cd synth
u59497@s005-n002:~/acc-op/hw/synth$ ${OPAE_PLATFORM_ROOT}/bin/run.sh
Restoring blue bitstream lib files
=====

```

Info: \*\*\*\*\*

Info: Running Quartus Prime Shell

Info: Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition

Info: Copyright (C) 2019 Intel Corporation. All rights reserved.

Info: Your use of Intel Corporation's design tools, logic functions

Info: and other software and tools, and any partner logic

Info: functions, and any output files from any of the foregoing

Info: (including device programming or simulation files), and any

Info: associated documentation or information are expressly subject

Info: to the terms and conditions of the Intel Program License

Info: Subscription Agreement, the Intel Quartus Prime License Agreement,

Info: the Intel FPGA IP License Agreement, or other applicable license

Info: agreement, including, without limitation, that your use is for

Info: the sole purpose of programming logic devices manufactured by

Info: Intel and sold by Intel or its authorized distributors. Please

Info: refer to the applicable agreement for further details, at

Info: <https://fpgasoftware.intel.com/eula>.

Info: Processing started: Fri May 7 12:18:26 2021

Info: Command: quartus\_sh -t ./a10\_partial\_reconfig/flow.tcl -nobasecheck

-setup\_script ./a10\_partial\_reconfig/setup.tcl -impl afu\_default

Info: Quartus(args): -nobasecheck -setup\_script ./a10\_partial\_reconfig/setup.tcl -impl  
afu\_default

Info: flow.tcl version: #1

Info: Using setup script /home/u59497/acc-op/hw/synth/build/a10\_partial\_reconfig/  
setup.tcl

Arria 10 Partial Reconfiguration Flow

```

-----
Project name           : dcp
Output directory      : output_files
Base revision name     : dcp
Reconfigurable partition names : green_region
Implementation Revision : afu_default
Reconfigurable Partition Name : green_region

```

Info: Compiling PR implementation afu\_default.

Info: \*\*\*\*\*

Info: Running Quartus Prime IP Generation Tool

Info: Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition

Info: Processing started: Fri May 7 12:18:29 2021

Info: Command: quartus\_ipgenerate dcp -c afu\_default --run\_default\_mode\_op

Info: Found 1 IP file(s) in the project.

Info: IP file /home/u59497/acc-op/hw/synth/build/platform/AFU\_debug/SCJIO.qsys was  
found in the project.

Info: Started running qsys-validate on Platform Designer system /home/u59497/acc-op/  
hw/synth/build/platform/AFU\_debug/SCJIO.qsys

Info: Performing Platform Designer system validation using the command line: /glob/  
development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA\_pro/quartus/./qsys/  
bin/qsys-validate /home/u59497/acc-op/hw/synth/build/platform/AFU\_debug/SCJIO.qsys

Info: SCJIO: All Generic Component instances match their respective ip files.

```

Info: Finished running qsys-validate on Platform Designer system /home/u59497/acc-op/
hw/synth/build/platform/AFU_debug/SCJIO.qsys
Info: Elaborating Platform Designer system entity /home/u59497/acc-op/hw/synth/build/
platform/AFU_debug/SCJIO.qsys.
Info: Only synthesis files will be generated.
Info: Performing IP Generation using the command line: /glob/development-tools/
versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/sopc_builder/bin/qsys-
generate --top-level-generation=true {--family=Arria 10} --synthesis=verilog --
part=10AX115N2F40E2LG --block-symbol-file --pro --quartus-project=/home/u59497/acc-op/
hw/synth/build/dcp --rev=afu_default /home/u59497/acc-op/hw/synth/build/platform/
AFU_debug/SCJIO.qsys --parallel=off
Info: Saving generation log to /home/u59497/acc-op/hw/synth/build/platform/AFU_debug/
SCJIO/SCJIO_generation.rpt
Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u59497/acc-op/hw/synth/build/platform/AFU_debug/SCJIO.qsys
--block-symbol-file --output-directory=/home/u59497/acc-op/hw/synth/build/platform/
AFU_debug/SCJIO --family="Arria 10" --part=10AX115N2F40E2LG
Info: Loading AFU_debug/SCJIO.qsys
Info: Reading input file
Info: Adding soft_core_jtag_io_0 [altera_soft_core_jtag_io 19.1]
Info: Parameterizing module soft_core_jtag_io_0
Info: Building connections
Info: Parameterizing connections
Info: Validating
Info: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u59497/acc-op/hw/synth/build/platform/AFU_debug/SCJIO.qsys
--synthesis=VERILOG --output-directory=/home/u59497/acc-op/hw/synth/build/platform/
AFU_debug/SCJIO --family="Arria 10" --part=10AX115N2F40E2LG
Info: Loading AFU_debug/SCJIO.qsys
Info: Reading input file
Info: Adding soft_core_jtag_io_0 [altera_soft_core_jtag_io 19.1]
Info: Parameterizing module soft_core_jtag_io_0
Info: Building connections
Info: Parameterizing connections
Info: Validating
Info: Done reading input file
Info: SCJIO: "Transforming system: SCJIO"
Info: SCJIO: "Naming system components in system: SCJIO"
Info: SCJIO: "Processing generation queue"
Info: SCJIO: "Generating: SCJIO"
Info: SCJIO: "Generating: altera_soft_core_jtag_io"
Info: SCJIO: Done "SCJIO" with 2 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Finished elaborating Platform Designer system entity /home/u59497/acc-op/hw/
synth/build/platform/AFU_debug/SCJIO.qsys
Info: Finished generating IP file(s) in the project.
Info: Quartus Prime IP Generation Tool was successful. 0 errors, 0 warnings
Info: Peak virtual memory: 1136 megabytes
Info: Processing ended: Fri May 7 12:18:39 2021
Info: Elapsed time: 00:00:10
Info: *****
Info: Running Quartus Prime Synthesis
Info: Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition
Info: Processing started: Fri May 7 12:18:43 2021
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off dcp -c
afu_default
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "dcp"

```

Info: Revision = "afu\_default"  
Info: Analyzing source files  
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time  
Info (19806): Entity rebinding has been applied to partition "fpga\_top|inst\_green\_bs". The entity has been remapped from "green\_bs" to "green\_bs".  
Info (16734): Loading "final" snapshot for partition "root\_partition".  
Info (16734): Loading "final" snapshot for partition "root\_partition\_2cedade0".  
Warning (13228): Verilog HDL or VHDL warning at ccip\_if\_pkg.sv(36): parameter declared inside package 'ccip\_if\_pkg' shall be treated as localparam File: /usr/share/opae/platform/platform\_if/rtl/device\_if/ccip\_if\_pkg.sv Line: 36  
Warning (13228): Verilog HDL or VHDL warning at ccip\_if\_pkg.sv(38): parameter declared inside package 'ccip\_if\_pkg' shall be treated as localparam File: /usr/share/opae/platform/platform\_if/rtl/device\_if/ccip\_if\_pkg.sv Line: 38  
Warning (13228): Verilog HDL or VHDL warning at ccip\_if\_pkg.sv(39): parameter declared inside package 'ccip\_if\_pkg' shall be treated as localparam File: /usr/share/opae/platform/platform\_if/rtl/device\_if/ccip\_if\_pkg.sv Line: 39  
Warning (13228): Verilog HDL or VHDL warning at ccip\_if\_pkg.sv(41): parameter declared inside package 'ccip\_if\_pkg' shall be treated as localparam File: /usr/share/opae/platform/platform\_if/rtl/device\_if/ccip\_if\_pkg.sv Line: 41  
Warning (13228): Verilog HDL or VHDL warning at ccip\_if\_pkg.sv(42): parameter declared inside package 'ccip\_if\_pkg' shall be treated as localparam File: /usr/share/opae/platform/platform\_if/rtl/device\_if/ccip\_if\_pkg.sv Line: 42  
Warning (13228): Verilog HDL or VHDL warning at ccip\_if\_pkg.sv(43): parameter declared inside package 'ccip\_if\_pkg' shall be treated as localparam File: /usr/share/opae/platform/platform\_if/rtl/device\_if/ccip\_if\_pkg.sv Line: 43  
Warning (13228): Verilog HDL or VHDL warning at ccip\_if\_pkg.sv(45): parameter declared inside package 'ccip\_if\_pkg' shall be treated as localparam File: /usr/share/opae/platform/platform\_if/rtl/device\_if/ccip\_if\_pkg.sv Line: 45  
Warning (13228): Verilog HDL or VHDL warning at ccip\_if\_pkg.sv(48): parameter declared inside package 'ccip\_if\_pkg' shall be treated as localparam File: /usr/share/opae/platform/platform\_if/rtl/device\_if/ccip\_if\_pkg.sv Line: 48  
Warning (13228): Verilog HDL or VHDL warning at ccip\_if\_pkg.sv(51): parameter declared inside package 'ccip\_if\_pkg' shall be treated as localparam File: /usr/share/opae/platform/platform\_if/rtl/device\_if/ccip\_if\_pkg.sv Line: 51  
Warning (13228): Verilog HDL or VHDL warning at ccip\_if\_pkg.sv(53): parameter declared inside package 'ccip\_if\_pkg' shall be treated as localparam File: /usr/share/opae/platform/platform\_if/rtl/device\_if/ccip\_if\_pkg.sv Line: 53  
Warning (13228): Verilog HDL or VHDL warning at ccip\_if\_pkg.sv(136): parameter declared inside package 'ccip\_if\_pkg' shall be treated as localparam File: /usr/share/opae/platform/platform\_if/rtl/device\_if/ccip\_if\_pkg.sv Line: 136  
Warning (13228): Verilog HDL or VHDL warning at ccip\_if\_pkg.sv(149): parameter declared inside package 'ccip\_if\_pkg' shall be treated as localparam File: /usr/share/opae/platform/platform\_if/rtl/device\_if/ccip\_if\_pkg.sv Line: 149  
Warning (13228): Verilog HDL or VHDL warning at ccip\_if\_pkg.sv(178): parameter declared inside package 'ccip\_if\_pkg' shall be treated as localparam File: /usr/share/opae/platform/platform\_if/rtl/device\_if/ccip\_if\_pkg.sv Line: 178  
Warning (13228): Verilog HDL or VHDL warning at ccip\_if\_pkg.sv(190): parameter declared inside package 'ccip\_if\_pkg' shall be treated as localparam File: /usr/share/opae/platform/platform\_if/rtl/device\_if/ccip\_if\_pkg.sv Line: 190  
Warning (13228): Verilog HDL or VHDL warning at ccip\_if\_pkg.sv(218): parameter declared inside package 'ccip\_if\_pkg' shall be treated as localparam File: /usr/share/opae/platform/platform\_if/rtl/device\_if/ccip\_if\_pkg.sv Line: 218  
Warning (13228): Verilog HDL or VHDL warning at ccip\_if\_pkg.sv(223): parameter declared inside package 'ccip\_if\_pkg' shall be treated as localparam File: /usr/share/opae/platform/platform\_if/rtl/device\_if/ccip\_if\_pkg.sv Line: 223  
Info (16884): Verilog HDL info at ccip\_cfg\_pkg.sv(31): analyzing included file ./platform/platform\_afu\_top\_config.vh File: /usr/share/opae/platform/platform\_if/rtl/device\_cfg/ccip\_cfg\_pkg.sv Line: 31  
Info (13230): Verilog HDL or VHDL information at ccip\_cfg\_pkg.sv(31): back to file '/usr/share/opae/platform/platform\_if/rtl/device\_cfg/ccip\_cfg\_pkg.sv' File: /usr/share/opae/platform/platform\_if/rtl/device\_cfg/ccip\_cfg\_pkg.sv Line: 31



```

Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(47): parameter
declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /usr/
share/opae/platform/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 47
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(75): parameter
declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /usr/
share/opae/platform/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 75
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(76): parameter
declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /usr/
share/opae/platform/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 76
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(77): parameter
declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /usr/
share/opae/platform/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 77
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(80): parameter
declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /usr/
share/opae/platform/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 80
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(87): parameter
declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /usr/
share/opae/platform/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 87
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(90): parameter
declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /usr/
share/opae/platform/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 90
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(91): parameter
declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /usr/
share/opae/platform/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 91
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(94): parameter
declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /usr/
share/opae/platform/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 94
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(100): parameter
declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /usr/
share/opae/platform/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 100
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(101): parameter
declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /usr/
share/opae/platform/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 101
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(104): parameter
declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /usr/
share/opae/platform/platform_if/rtl/device_cfg/ccip_cfg_pkg.sv Line: 104
Info (16884): Verilog HDL info at hssi_cfg_pkg.sv(31): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
device_cfg/hssi_cfg_pkg.sv Line: 31
Info (13230): Verilog HDL or VHDL information at hssi_cfg_pkg.sv(31): back to file '/
usr/share/opae/platform/platform_if/rtl/device_cfg/hssi_cfg_pkg.sv' File: /usr/share/
opae/platform/platform_if/rtl/device_cfg/hssi_cfg_pkg.sv Line: 31
Info (16884): Verilog HDL info at local_mem_cfg_pkg.sv(31): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
device_cfg/local_mem_cfg_pkg.sv Line: 31
Info (13230): Verilog HDL or VHDL information at local_mem_cfg_pkg.sv(31): back to
file '/usr/share/opae/platform/platform_if/rtl/device_cfg/local_mem_cfg_pkg.sv'
File: /usr/share/opae/platform/platform_if/rtl/device_cfg/local_mem_cfg_pkg.sv Line:
31
Info (16884): Verilog HDL info at ccip_if_clock.sv(31): analyzing included file /usr/
share/opae/platform/platform_if/rtl/platform_if.vh File: /usr/share/opae/platform/
platform_if/rtl/device_if/ccip_if_clock.sv Line: 31
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39

```

[illegible]



```

Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at platform_shim_avalon_mem_if.sv(36):
back to file '/usr/share/opae/platform/platform_if/rtl/platform_shims/
platform_shim_avalon_mem_if.sv' File: /usr/share/opae/platform/platform_if/rtl/
platform_shims/platform_shim_avalon_mem_if.sv Line: 36
Info (16884): Verilog HDL info at avalon_mem_if_async_shim.sv(35): analyzing included
file /usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_shims/utils/avalon_mem_if_async_shim.sv Line: 35
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at avalon_mem_if_async_shim.sv(35): back
to file '/usr/share/opae/platform/platform_if/rtl/platform_shims/utils/
avalon_mem_if_async_shim.sv' File: /usr/share/opae/platform/platform_if/rtl/
platform_shims/utils/avalon_mem_if_async_shim.sv Line: 35
Info (16884): Verilog HDL info at avalon_mem_if_reg.sv(37): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /usr/share/opae/platform/
platform_if/rtl/platform_shims/utils/avalon_mem_if_reg.sv Line: 37
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39

```

Info (13230): Verilog HDL or VHDL information at device\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at platform\_if.vh(41): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41  
Info (13230): Verilog HDL or VHDL information at avalon\_mem\_if\_reg.sv(37): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_shims/utils/avalon\_mem\_if\_reg.sv' File: /usr/share/opae/platform/platform\_if/rtl/platform\_shims/utils/avalon\_mem\_if\_reg.sv Line: 37  
Info (16884): Verilog HDL info at avalon\_mem\_if\_reg\_simple.sv(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_shims/utils/avalon\_mem\_if\_reg\_simple.sv Line: 39  
Info (16884): Verilog HDL info at platform\_if.vh(39): analyzing included file ./platform/platform\_afu\_top\_config.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at platform\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39  
Info (16884): Verilog HDL info at platform\_if.vh(41): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41  
Info (16884): Verilog HDL info at device\_if.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/avalon\_mem\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at device\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at platform\_if.vh(41): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41  
Info (13230): Verilog HDL or VHDL information at avalon\_mem\_if\_reg\_simple.sv(39): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_shims/utils/avalon\_mem\_if\_reg\_simple.sv' File: /usr/share/opae/platform/platform\_if/rtl/platform\_shims/utils/avalon\_mem\_if\_reg\_simple.sv Line: 39  
Info (16884): Verilog HDL info at platform\_utils\_ccip\_async\_shim.sv(41): analyzing included file /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_shims/utils/platform\_utils\_ccip\_async\_shim.sv Line: 41  
Info (16884): Verilog HDL info at platform\_if.vh(39): analyzing included file ./platform/platform\_afu\_top\_config.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at platform\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39  
Info (16884): Verilog HDL info at platform\_if.vh(41): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41  
Info (16884): Verilog HDL info at device\_if.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/avalon\_mem\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at device\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at platform\_if.vh(41): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41  
Info (13230): Verilog HDL or VHDL information at platform\_utils\_ccip\_async\_shim.sv(41): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_shims/utils/platform\_utils\_ccip\_async\_shim.sv' File: /usr/share/opae/platform/platform\_if/rtl/platform\_shims/utils/platform\_utils\_ccip\_async\_shim.sv Line: 41

Warning (16752): Verilog HDL warning at platform\_utils\_ccip\_async\_shim.sv(253): potential always loop found File: /usr/share/opae/platform/platform\_if/rtl/platform\_shims/utils/platform\_utils\_ccip\_async\_shim.sv Line: 253  
Warning (16752): Verilog HDL warning at platform\_utils\_ccip\_async\_shim.sv(390): potential always loop found File: /usr/share/opae/platform/platform\_if/rtl/platform\_shims/utils/platform\_utils\_ccip\_async\_shim.sv Line: 390  
Warning (16818): Verilog HDL warning at platform\_utils\_ccip\_reg.sv(86): block identifier is required on this block File: /usr/share/opae/platform/platform\_if/rtl/platform\_shims/utils/platform\_utils\_ccip\_reg.sv Line: 86  
Warning (16818): Verilog HDL warning at platform\_utils\_ccip\_reg.sv(117): block identifier is required on this block File: /usr/share/opae/platform/platform\_if/rtl/platform\_shims/utils/platform\_utils\_ccip\_reg.sv Line: 117  
Warning (16818): Verilog HDL warning at platform\_utils\_ccip\_reg.sv(147): block identifier is required on this block File: /usr/share/opae/platform/platform\_if/rtl/platform\_shims/utils/platform\_utils\_ccip\_reg.sv Line: 147  
Warning (16818): Verilog HDL warning at platform\_utils\_ccip\_reg.sv(181): block identifier is required on this block File: /usr/share/opae/platform/platform\_if/rtl/platform\_shims/utils/platform\_utils\_ccip\_reg.sv Line: 181  
Warning (13228): Verilog HDL or VHDL warning at ccis\_if\_pkg.sv(9): parameter declared inside package 'ccis\_if\_pkg' shall be treated as localparam File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-if/ccis\_if\_pkg.sv Line: 9  
Warning (13228): Verilog HDL or VHDL warning at ccis\_if\_pkg.sv(10): parameter declared inside package 'ccis\_if\_pkg' shall be treated as localparam File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-if/ccis\_if\_pkg.sv Line: 10  
Warning (13228): Verilog HDL or VHDL warning at ccis\_if\_pkg.sv(11): parameter declared inside package 'ccis\_if\_pkg' shall be treated as localparam File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-if/ccis\_if\_pkg.sv Line: 11  
Warning (13228): Verilog HDL or VHDL warning at ccis\_if\_pkg.sv(14): parameter declared inside package 'ccis\_if\_pkg' shall be treated as localparam File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-if/ccis\_if\_pkg.sv Line: 14  
Warning (13228): Verilog HDL or VHDL warning at ccis\_if\_pkg.sv(54): parameter declared inside package 'ccis\_if\_pkg' shall be treated as localparam File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-if/ccis\_if\_pkg.sv Line: 54  
Warning (13228): Verilog HDL or VHDL warning at ccis\_if\_pkg.sv(61): parameter declared inside package 'ccis\_if\_pkg' shall be treated as localparam File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-if/ccis\_if\_pkg.sv Line: 61  
Info (16884): Verilog HDL info at cci\_mpf\_if\_pkg.sv(21): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if\_pkg.sv Line: 21  
Info (16884): Verilog HDL info at cci\_mpf\_platform.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39  
Info (16884): Verilog HDL info at platform\_if.vh(39): analyzing included file ./platform/platform\_afu\_top\_config.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at platform\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39  
Info (16884): Verilog HDL info at platform\_if.vh(41): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41  
Info (16884): Verilog HDL info at device\_if.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/avalon\_mem\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at device\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at platform\_if.vh(41): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41  
Info (13230): Verilog HDL or VHDL information at cci\_mpf\_platform.vh(39): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39

[illegible]



Info (16884): Verilog HDL info at cci\_mpf\_csrs\_pkg.sv(42): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/sw/include/opae/mpf/cci\_mpf\_csrs.h File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs\_pkg.sv Line: 42  
Info (13230): Verilog HDL or VHDL information at cci\_mpf\_csrs\_pkg.sv(42): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs\_pkg.sv' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs\_pkg.sv Line: 42  
Warning (13228): Verilog HDL or VHDL warning at cci\_mpf\_csrs\_pkg.sv(56): parameter declared inside package 'cci\_mpf\_csrs\_pkg' shall be treated as localparam File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs\_pkg.sv Line: 56  
Info (16884): Verilog HDL info at cci\_mpf.sv(37): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf.sv Line: 37  
Info (16884): Verilog HDL info at cci\_mpf\_if.vh(8): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8  
Info (16884): Verilog HDL info at cci\_mpf\_platform.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39  
Info (16884): Verilog HDL info at platform\_if.vh(39): analyzing included file ./platform/platform\_afu\_top\_config.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at platform\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39  
Info (16884): Verilog HDL info at platform\_if.vh(41): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41  
Info (16884): Verilog HDL info at device\_if.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/avalon\_mem\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at device\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at platform\_if.vh(41): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41  
Info (13230): Verilog HDL or VHDL information at cci\_mpf\_platform.vh(39): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at cci\_mpf\_if.vh(8): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8  
Info (13230): Verilog HDL or VHDL information at cci\_mpf.sv(37): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf.sv' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf.sv Line: 37  
Info (16884): Verilog HDL info at cci\_mpf.sv(38): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf.sv Line: 38  
Info (16884): Verilog HDL info at cci\_mpf\_csrs.vh(34): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-if/cci\_csr\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 34  
Info (13230): Verilog HDL or VHDL information at cci\_mpf\_csrs.vh(34): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 34  
Info (13230): Verilog HDL or VHDL information at cci\_mpf.sv(38): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf.sv' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf.sv Line: 38  
Info (16884): Verilog HDL info at cci\_mpf.sv(39): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_edge/cci\_mpf\_shim\_edge.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf.sv Line: 39

```

Info (13230): Verilog HDL or VHDL information at cci_mpf.sv(39): back to file '/home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf.sv' File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci_mpf.sv Line: 39
Info (16884): Verilog HDL info at cci_mpf.sv(40): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/
cci_mpf_shim_pwrite.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf.sv
Line: 40
Info (16884): Verilog HDL info at cci_mpf_shim_pwrite.vh(34): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/
cci_mpf_shim_pwrite.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_pwrite.vh(34): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh' File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf.sv(40): back to file '/home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf.sv' File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci_mpf.sv Line: 40
Info (16884): Verilog HDL info at cci_mpf_null.sv(41): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u59497/
intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_null.sv Line: 41
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(135): overwriting previous
definition of cci_mpf_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-if/cci_mpf_if.vh Line: 135
Info (18437): Verilog HDL info at cci_mpf_if.vh(135): previous definition of module
cci_mpf_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_if.vh Line: 135
Info (13230): Verilog HDL or VHDL information at cci_mpf_null.sv(41): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_null.sv' File: /home/u59497/
intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_null.sv Line: 41
Info (16884): Verilog HDL info at cci_mpf_null.sv(42): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh File: /home/u59497/intel-
fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_null.sv Line: 42

```



```

Info (16884): Verilog HDL info at cci_mpf_csrs.vh(34): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if.vh File: /home/u59497/
intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_csrs.vh(34): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh' File: /home/u59497/
intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_csrs.vh(204): overwriting previous
definition of cci_mpf_csrs interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci_mpf_csrs.vh Line: 204
Info (18437): Verilog HDL info at cci_mpf_csrs.vh(204): previous definition of module
cci_mpf_csrs is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/
cci_mpf_csrs.vh Line: 204
Info (13230): Verilog HDL or VHDL information at cci_mpf_null.sv(42): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_null.sv' File: /home/u59497/
intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_null.sv Line: 42
Info (16884): Verilog HDL info at cci_mpf_null.sv(43): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/
cci_mpf_shim_edge.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/
cci_mpf_null.sv Line: 43
Warning (16817): Verilog HDL warning at cci_mpf_shim_edge.vh(88): overwriting previous
definition of cci_mpf_shim_edge_if interface File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh Line: 88
Info (18437): Verilog HDL info at cci_mpf_shim_edge.vh(88): previous definition of
module cci_mpf_shim_edge_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh Line: 88
Info (13230): Verilog HDL or VHDL information at cci_mpf_null.sv(43): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_null.sv' File: /home/u59497/
intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_null.sv Line: 43
Info (16884): Verilog HDL info at cci_mpf_null.sv(44): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/
cci_mpf_shim_pwrite.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/
cci_mpf_null.sv Line: 44
Info (16884): Verilog HDL info at cci_mpf_shim_pwrite.vh(34): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/
cci_mpf_shim_pwrite.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_pwrite.vh(34): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh' File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_shim_pwrite.vh(95): overwriting
previous definition of cci_mpf_shim_pwrite_if interface File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line:
95
Info (18437): Verilog HDL info at cci_mpf_shim_pwrite.vh(95): previous definition of
module cci_mpf_shim_pwrite_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/
hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 95
Warning (16817): Verilog HDL warning at cci_mpf_shim_pwrite.vh(131): overwriting
previous definition of cci_mpf_shim_pwrite_lock_if interface File: /home/u59497/intel-
fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh
Line: 131
Info (18437): Verilog HDL info at cci_mpf_shim_pwrite.vh(131): previous definition of
module cci_mpf_shim_pwrite_lock_if is here File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 131
Info (13230): Verilog HDL or VHDL information at cci_mpf_null.sv(44): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_null.sv' File: /home/u59497/
intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_null.sv Line: 44
Info (16884): Verilog HDL info at cci_mpf_pipe_std.sv(48): analyzing included file /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv Line: 48
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8

```

Info (16884): Verilog HDL info at cci\_mpf\_platform.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39

Info (16884): Verilog HDL info at platform\_if.vh(39): analyzing included file ./platform/platform\_afu\_top\_config.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at platform\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39

Info (16884): Verilog HDL info at platform\_if.vh(41): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41

Info (16884): Verilog HDL info at device\_if.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/avalon\_mem\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at device\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at platform\_if.vh(41): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_platform.vh(39): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_if.vh(8): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8

Warning (16817): Verilog HDL warning at cci\_mpf\_if.vh(135): overwriting previous definition of cci\_mpf\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135

Info (18437): Verilog HDL info at cci\_mpf\_if.vh(135): previous definition of module cci\_mpf\_if is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_pipe\_std.sv(48): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_pipe\_std.sv' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_pipe\_std.sv Line: 48

Info (16884): Verilog HDL info at cci\_mpf\_pipe\_std.sv(49): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_pipe\_std.sv Line: 49

Info (16884): Verilog HDL info at cci\_mpf\_csrs.vh(34): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-if/cci\_csr\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 34

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_csrs.vh(34): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 34

Warning (16817): Verilog HDL warning at cci\_mpf\_csrs.vh(204): overwriting previous definition of cci\_mpf\_csrs interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 204

Info (18437): Verilog HDL info at cci\_mpf\_csrs.vh(204): previous definition of module cci\_mpf\_csrs is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 204

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_pipe\_std.sv(49): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_pipe\_std.sv' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_pipe\_std.sv Line: 49

Info (16884): Verilog HDL info at cci\_mpf\_pipe\_std.sv(50): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_edge/cci\_mpf\_shim\_edge.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_pipe\_std.sv Line: 50

Warning (16817): Verilog HDL warning at cci\_mpf\_shim\_edge.vh(88): overwriting previous definition of cci\_mpf\_shim\_edge\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_edge/cci\_mpf\_shim\_edge.vh Line: 88

```

Info (18437): Verilog HDL info at cci_mpf_shim_edge.vh(88): previous definition of
module cci_mpf_shim_edge_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh Line: 88
Info (13230): Verilog HDL or VHDL information at cci_mpf_pipe_std.sv(50): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv Line: 50
Info (16884): Verilog HDL info at cci_mpf_pipe_std.sv(51): analyzing included file /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/
cci_mpf_shim_pwrite.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/
cci_mpf_pipe_std.sv Line: 51
Info (16884): Verilog HDL info at cci_mpf_shim_pwrite.vh(34): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/
cci_mpf_shim_pwrite.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_pwrite.vh(34): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh' File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_shim_pwrite.vh(95): overwriting
previous definition of cci_mpf_shim_pwrite_if interface File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line:
95
Info (18437): Verilog HDL info at cci_mpf_shim_pwrite.vh(95): previous definition of
module cci_mpf_shim_pwrite_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/
hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 95
Warning (16817): Verilog HDL warning at cci_mpf_shim_pwrite.vh(131): overwriting
previous definition of cci_mpf_shim_pwrite_lock_if interface File: /home/u59497/intel-
fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh
Line: 131
Info (18437): Verilog HDL info at cci_mpf_shim_pwrite.vh(131): previous definition of
module cci_mpf_shim_pwrite_lock_if is here File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 131
Info (13230): Verilog HDL or VHDL information at cci_mpf_pipe_std.sv(51): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv Line: 51
Info (16884): Verilog HDL info at cci_mpf_pipe_std.sv(52): analyzing included file /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/
cci_mpf_shim_vtp.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/
cci_mpf_pipe_std.sv Line: 52
Info (16884): Verilog HDL info at cci_mpf_shim_vtp.vh(34): analyzing included file /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/
cci_mpf_shim_vtp.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_vtp.vh(34): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/
cci_mpf_shim_vtp.vh' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_pipe_std.sv(52): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv Line: 52
Info (16884): Verilog HDL info at ccip_wires_to_mpf.sv(5): analyzing included file /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/ccip_wires_to_mpf.sv Line: 5
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39

```

Info (13230): Verilog HDL or VHDL information at platform\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39  
Info (16884): Verilog HDL info at platform\_if.vh(41): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41  
Info (16884): Verilog HDL info at device\_if.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/avalon\_mem\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at device\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at platform\_if.vh(41): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41  
Info (13230): Verilog HDL or VHDL information at cci\_mpf\_platform.vh(39): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at cci\_mpf\_if.vh(8): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8  
Warning (16817): Verilog HDL warning at cci\_mpf\_if.vh(135): overwriting previous definition of cci\_mpf\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135  
Info (18437): Verilog HDL info at cci\_mpf\_if.vh(135): previous definition of module cci\_mpf\_if is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135  
Info (13230): Verilog HDL or VHDL information at ccip\_wires\_to\_mpf.sv(5): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/ccip\_wires\_to\_mpf.sv' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/ccip\_wires\_to\_mpf.sv Line: 5  
Warning (16818): Verilog HDL warning at ccip\_wires\_to\_mpf.sv(94): block identifier is required on this block File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/ccip\_wires\_to\_mpf.sv Line: 94  
Warning (16818): Verilog HDL warning at ccip\_wires\_to\_mpf.sv(132): block identifier is required on this block File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/ccip\_wires\_to\_mpf.sv Line: 132  
Info (16884): Verilog HDL info at ccis\_wires\_to\_mpf.sv(11): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/ccis\_wires\_to\_mpf.sv Line: 11  
Info (16884): Verilog HDL info at cci\_mpf\_if.vh(8): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8  
Info (16884): Verilog HDL info at cci\_mpf\_platform.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39  
Info (16884): Verilog HDL info at platform\_if.vh(39): analyzing included file ./platform/platform\_afu\_top\_config.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at platform\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39  
Info (16884): Verilog HDL info at platform\_if.vh(41): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41  
Info (16884): Verilog HDL info at device\_if.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/avalon\_mem\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at device\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at platform\_if.vh(41): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41



```

Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(135): overwriting previous
definition of cci_mpf_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-if/cci_mpf_if.vh Line: 135
Info (18437): Verilog HDL info at cci_mpf_if.vh(135): previous definition of module
cci_mpf_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_if.vh Line: 135
Info (13230): Verilog HDL or VHDL information at ccis_wires_to_mpf.sv(11): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/ccis_wires_to_mpf.sv'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/ccis_wires_to_mpf.sv
Line: 11
Info (16884): Verilog HDL info at cci_mpf_prim_fifo_bram.sv(37): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/
cci_mpf_prim_fifo_bram.sv Line: 37
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_prim_fifo_bram.sv(37): back
to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/
cci_mpf_prim_fifo_bram.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-
mpf-prims/cci_mpf_prim_fifo_bram.sv Line: 37
Info (16884): Verilog HDL info at cci_mpf_prim_ram_dualport.sv(42): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/
cci_mpf_prim_ram_dualport.sv Line: 42
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39

```

```

Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_prim_ram_dualport.sv(42):
back to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/
cci_mpf_prim_ram_dualport.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/
cci-mpf-prims/cci_mpf_prim_ram_dualport.sv Line: 42
Info (16884): Verilog HDL info at cci_mpf_prim_ram_simple.sv(36): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/
cci_mpf_prim_ram_simple.sv Line: 36
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_prim_ram_simple.sv(36): back
to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/
cci_mpf_prim_ram_simple.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-
mpf-prims/cci_mpf_prim_ram_simple.sv Line: 36
Info (16884): Verilog HDL info at cci_mpf_prim_track_active_reqs.sv(35): analyzing
included file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/
cci_mpf_prim_track_active_reqs.sv Line: 35
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39

```



```

Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(135): overwriting previous
definition of cci_mpf_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-if/cci_mpf_if.vh Line: 135
Info (18437): Verilog HDL info at cci_mpf_if.vh(135): previous definition of module
cci_mpf_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_if.vh Line: 135
Info (13230): Verilog HDL or VHDL information at
cci_mpf_prim_track_active_reqs.sv(35): back to file '/home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_track_active_reqs.sv' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/
cci_mpf_prim_track_active_reqs.sv Line: 35
Info (16884): Verilog HDL info at cci_mpf_prim_track_multi_write.sv(31): analyzing
included file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/
cci_mpf_prim_track_multi_write.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41

```

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_platform.vh(39): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_if.vh(8): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8

Warning (16817): Verilog HDL warning at cci\_mpf\_if.vh(135): overwriting previous definition of cci\_mpf\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135

Info (18437): Verilog HDL info at cci\_mpf\_if.vh(135): previous definition of module cci\_mpf\_if is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_prim\_track\_multi\_write.sv(31): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-prims/cci\_mpf\_prim\_track\_multi\_write.sv' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-prims/cci\_mpf\_prim\_track\_multi\_write.sv Line: 31

Info (16884): Verilog HDL info at cci\_mpf\_shim\_buffer\_afu.sv(31): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_buffer\_afu.sv Line: 31

Info (16884): Verilog HDL info at cci\_mpf\_if.vh(8): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8

Info (16884): Verilog HDL info at cci\_mpf\_platform.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39

Info (16884): Verilog HDL info at platform\_if.vh(39): analyzing included file ./platform/platform\_afu\_top\_config.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at platform\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39

Info (16884): Verilog HDL info at platform\_if.vh(41): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41

Info (16884): Verilog HDL info at device\_if.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/avalon\_mem\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at device\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at platform\_if.vh(41): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_platform.vh(39): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_if.vh(8): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8

Warning (16817): Verilog HDL warning at cci\_mpf\_if.vh(135): overwriting previous definition of cci\_mpf\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135

Info (18437): Verilog HDL info at cci\_mpf\_if.vh(135): previous definition of module cci\_mpf\_if is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_shim\_buffer\_afu.sv(31): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_buffer\_afu.sv' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_buffer\_afu.sv Line: 31

Info (16884): Verilog HDL info at cci\_mpf\_shim\_buffer\_afu\_epoch.sv(31): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_buffer\_afu\_epoch.sv Line: 31

Info (16884): Verilog HDL info at cci\_mpf\_if.vh(8): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8

Info (16884): Verilog HDL info at cci\_mpf\_platform.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39

Info (16884): Verilog HDL info at platform\_if.vh(39): analyzing included file ./platform/platform\_afu\_top\_config.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at platform\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39

Info (16884): Verilog HDL info at platform\_if.vh(41): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41

Info (16884): Verilog HDL info at device\_if.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/avalon\_mem\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at device\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at platform\_if.vh(41): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_platform.vh(39): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_if.vh(8): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8

Warning (16817): Verilog HDL warning at cci\_mpf\_if.vh(135): overwriting previous definition of cci\_mpf\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135

Info (18437): Verilog HDL info at cci\_mpf\_if.vh(135): previous definition of module cci\_mpf\_if is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_shim\_buffer\_afu\_epoch.sv(31): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_buffer\_afu\_epoch.sv' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_buffer\_afu\_epoch.sv Line: 31

Info (16884): Verilog HDL info at cci\_mpf\_shim\_buffer\_afu\_epoch.sv(32): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-prims/cci\_mpf\_prim\_hash.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_buffer\_afu\_epoch.sv Line: 32

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_shim\_buffer\_afu\_epoch.sv(32): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_buffer\_afu\_epoch.sv' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_buffer\_afu\_epoch.sv Line: 32

Info (16884): Verilog HDL info at cci\_mpf\_shim\_buffer\_afu\_lockstep.sv(31): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_buffer\_afu\_lockstep.sv Line: 31

Info (16884): Verilog HDL info at cci\_mpf\_if.vh(8): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8

Info (16884): Verilog HDL info at cci\_mpf\_platform.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39

Info (16884): Verilog HDL info at platform\_if.vh(39): analyzing included file ./platform/platform\_afu\_top\_config.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at platform\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39

Info (16884): Verilog HDL info at platform\_if.vh(41): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41

Info (16884): Verilog HDL info at device\_if.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/avalon\_mem\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at device\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at platform\_if.vh(41): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_platform.vh(39): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_if.vh(8): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8

Warning (16817): Verilog HDL warning at cci\_mpf\_if.vh(135): overwriting previous definition of cci\_mpf\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135

Info (18437): Verilog HDL info at cci\_mpf\_if.vh(135): previous definition of module cci\_mpf\_if is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_shim\_buffer\_afu\_lockstep.sv(31): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_buffer\_afu\_lockstep.sv' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_buffer\_afu\_lockstep.sv Line: 31

Info (16884): Verilog HDL info at cci\_mpf\_shim\_buffer\_fiu.sv(31): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_buffer\_fiu.sv Line: 31

Info (16884): Verilog HDL info at cci\_mpf\_if.vh(8): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8

Info (16884): Verilog HDL info at cci\_mpf\_platform.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39

Info (16884): Verilog HDL info at platform\_if.vh(39): analyzing included file ./platform/platform\_afu\_top\_config.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at platform\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39

Info (16884): Verilog HDL info at platform\_if.vh(41): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41

Info (16884): Verilog HDL info at device\_if.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/avalon\_mem\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at device\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at platform\_if.vh(41): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41



```

Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(135): overwriting previous
definition of cci_mpf_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-if/cci_mpf_if.vh Line: 135
Info (18437): Verilog HDL info at cci_mpf_if.vh(135): previous definition of module
cci_mpf_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_if.vh Line: 135
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_buffer_fiu.sv(31): back
to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_buffer_fiu.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-
mpf-shims/cci_mpf_shim_buffer_fiu.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_csr.sv(31): analyzing included file /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(135): overwriting previous
definition of cci_mpf_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-if/cci_mpf_if.vh Line: 135
Info (18437): Verilog HDL info at cci_mpf_if.vh(135): previous definition of module
cci_mpf_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_if.vh Line: 135
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_csr.sv(31): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv
Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_csr.sv(32): analyzing included file /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh File: /home/u59497/
intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv Line: 32

```

Info (16884): Verilog HDL info at cci\_mpf\_csrs.vh(34): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-if/cci\_csr\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 34

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_csrs.vh(34): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 34

Warning (16817): Verilog HDL warning at cci\_mpf\_csrs.vh(204): overwriting previous definition of cci\_mpf\_csrs interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 204

Info (18437): Verilog HDL info at cci\_mpf\_csrs.vh(204): previous definition of module cci\_mpf\_csrs is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 204

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_shim\_csr.sv(32): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_csr.sv' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_csr.sv Line: 32

Warning (13228): Verilog HDL or VHDL warning at cci\_mpf\_shim\_csr.sv(42): parameter declared inside compilation unit '\$unit\_home\_u59497\_intel\_fpga\_bbb\_BBB\_cci\_mpf\_hw\_rtl\_cci\_mpf\_shims\_cci\_mpf\_shim\_csr\_s\_v' shall be treated as localparam File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_csr.sv Line: 42

Warning (13228): Verilog HDL or VHDL warning at cci\_mpf\_shim\_csr.sv(45): parameter declared inside compilation unit '\$unit\_home\_u59497\_intel\_fpga\_bbb\_BBB\_cci\_mpf\_hw\_rtl\_cci\_mpf\_shims\_cci\_mpf\_shim\_csr\_s\_v' shall be treated as localparam File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_csr.sv Line: 45

Warning (13228): Verilog HDL or VHDL warning at cci\_mpf\_shim\_csr.sv(53): parameter declared inside compilation unit '\$unit\_home\_u59497\_intel\_fpga\_bbb\_BBB\_cci\_mpf\_hw\_rtl\_cci\_mpf\_shims\_cci\_mpf\_shim\_csr\_s\_v' shall be treated as localparam File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_csr.sv Line: 53

Warning (13228): Verilog HDL or VHDL warning at cci\_mpf\_shim\_csr.sv(55): parameter declared inside compilation unit '\$unit\_home\_u59497\_intel\_fpga\_bbb\_BBB\_cci\_mpf\_hw\_rtl\_cci\_mpf\_shims\_cci\_mpf\_shim\_csr\_s\_v' shall be treated as localparam File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_csr.sv Line: 55

Warning (13228): Verilog HDL or VHDL warning at cci\_mpf\_shim\_csr.sv(57): parameter declared inside compilation unit '\$unit\_home\_u59497\_intel\_fpga\_bbb\_BBB\_cci\_mpf\_hw\_rtl\_cci\_mpf\_shims\_cci\_mpf\_shim\_csr\_s\_v' shall be treated as localparam File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_csr.sv Line: 57

Warning (13228): Verilog HDL or VHDL warning at cci\_mpf\_shim\_csr.sv(59): parameter declared inside compilation unit '\$unit\_home\_u59497\_intel\_fpga\_bbb\_BBB\_cci\_mpf\_hw\_rtl\_cci\_mpf\_shims\_cci\_mpf\_shim\_csr\_s\_v' shall be treated as localparam File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_csr.sv Line: 59

Warning (13228): Verilog HDL or VHDL warning at cci\_mpf\_shim\_csr.sv(61): parameter declared inside compilation unit '\$unit\_home\_u59497\_intel\_fpga\_bbb\_BBB\_cci\_mpf\_hw\_rtl\_cci\_mpf\_shims\_cci\_mpf\_shim\_csr\_s\_v' shall be treated as localparam File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_csr.sv Line: 61

Warning (13228): Verilog HDL or VHDL warning at cci\_mpf\_shim\_csr.sv(63): parameter declared inside compilation unit '\$unit\_home\_u59497\_intel\_fpga\_bbb\_BBB\_cci\_mpf\_hw\_rtl\_cci\_mpf\_shims\_cci\_mpf\_shim\_csr\_s\_v' shall be treated as localparam File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_csr.sv Line: 63

Warning (13228): Verilog HDL or VHDL warning at cci\_mpf\_shim\_csr.sv(67): parameter declared inside compilation unit '\$unit\_home\_u59497\_intel\_fpga\_bbb\_BBB\_cci\_mpf\_hw\_rtl\_cci\_mpf\_shims\_cci\_mpf\_shim\_csr\_s\_v' shall be treated as localparam File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_csr.sv Line: 67

Warning (13228): Verilog HDL or VHDL warning at cci\_mpf\_shim\_csr.sv(70): parameter declared inside compilation unit '\$unit\_home\_u59497\_intel\_fpga\_bbb\_BBB\_cci\_mpf\_hw\_rtl\_cci\_mpf\_shims\_cci\_mpf\_shim\_csr\_s\_v' shall be treated as localparam File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_csr.sv Line: 70



```

v' shall be treated as localparam File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-shims/cci_mpf_shim_csr.sv Line: 70
Info (16884): Verilog HDL info at cci_mpf_shim_dedup_reads.sv(31): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_dedup_reads.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(135): overwriting previous
definition of cci_mpf_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-if/cci_mpf_if.vh Line: 135
Info (18437): Verilog HDL info at cci_mpf_if.vh(135): previous definition of module
cci_mpf_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_if.vh Line: 135
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_dedup_reads.sv(31): back
to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_dedup_reads.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-
mpf-shims/cci_mpf_shim_dedup_reads.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_detect_eop.sv(31): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_detect_eop.sv
Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39

```

```

Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(135): overwriting previous
definition of cci_mpf_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-if/cci_mpf_if.vh Line: 135
Info (18437): Verilog HDL info at cci_mpf_if.vh(135): previous definition of module
cci_mpf_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_if.vh Line: 135
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_detect_eop.sv(31): back
to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_detect_eop.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-
mpf-shims/cci_mpf_shim_detect_eop.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_edge_afu.sv(31): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/
cci_mpf_shim_edge_afu.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8

```

```

Warning (16817): Verilog HDL warning at cci_mpf_if.vh(135): overwriting previous
definition of cci_mpf_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-if/cci_mpf_if.vh Line: 135
Info (18437): Verilog HDL info at cci_mpf_if.vh(135): previous definition of module
cci_mpf_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_if.vh Line: 135
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_edge_afu.sv(31): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/
cci_mpf_shim_edge_afu.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-
mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_edge_afu.sv(32): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/
cci_mpf_shim_edge.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv Line: 32
Warning (16817): Verilog HDL warning at cci_mpf_shim_edge.vh(88): overwriting previous
definition of cci_mpf_shim_edge_if interface File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh Line: 88
Info (18437): Verilog HDL info at cci_mpf_shim_edge.vh(88): previous definition of
module cci_mpf_shim_edge_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh Line: 88
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_edge_afu.sv(32): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/
cci_mpf_shim_edge_afu.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-
mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_shim_edge_afu.sv(33): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/
cci_mpf_shim_pwrite.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv Line: 33
Info (16884): Verilog HDL info at cci_mpf_shim_pwrite.vh(34): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/
cci_mpf_shim_pwrite.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_pwrite.vh(34): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh' File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_shim_pwrite.vh(95): overwriting
previous definition of cci_mpf_shim_pwrite_if interface File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line:
95
Info (18437): Verilog HDL info at cci_mpf_shim_pwrite.vh(95): previous definition of
module cci_mpf_shim_pwrite_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/
hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 95
Warning (16817): Verilog HDL warning at cci_mpf_shim_pwrite.vh(131): overwriting
previous definition of cci_mpf_shim_pwrite_lock_if interface File: /home/u59497/intel-
fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh
Line: 131
Info (18437): Verilog HDL info at cci_mpf_shim_pwrite.vh(131): previous definition of
module cci_mpf_shim_pwrite_lock_if is here File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 131
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_edge_afu.sv(33): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/
cci_mpf_shim_edge_afu.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-
mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv Line: 33
Info (16884): Verilog HDL info at cci_mpf_shim_edge_fiu.sv(31): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/
cci_mpf_shim_edge_fiu.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39

```

```

Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(135): overwriting previous
definition of cci_mpf_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-if/cci_mpf_if.vh Line: 135
Info (18437): Verilog HDL info at cci_mpf_if.vh(135): previous definition of module
cci_mpf_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_if.vh Line: 135
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_edge_fiu.sv(31): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/
cci_mpf_shim_edge_fiu.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-
mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_edge_fiu.sv(32): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim.vh
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/
cci_mpf_shim_edge_fiu.sv Line: 32
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_edge_fiu.sv(32): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/
cci_mpf_shim_edge_fiu.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-
mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_shim_edge_fiu.sv(33): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/
cci_mpf_shim_edge.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv Line: 33
Warning (16817): Verilog HDL warning at cci_mpf_shim_edge.vh(88): overwriting previous
definition of cci_mpf_shim_edge_if interface File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh Line: 88
Info (18437): Verilog HDL info at cci_mpf_shim_edge.vh(88): previous definition of
module cci_mpf_shim_edge_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge.vh Line: 88
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_edge_fiu.sv(33): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/
cci_mpf_shim_edge_fiu.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-
mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv Line: 33
Info (16884): Verilog HDL info at cci_mpf_shim_edge_fiu.sv(34): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/
cci_mpf_shim_pwrite.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv Line: 34
Info (16884): Verilog HDL info at cci_mpf_shim_pwrite.vh(34): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /

```



```

home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/
cci_mpf_shim_pwrite.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_pwrite.vh(34): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh' File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_shim_pwrite.vh(95): overwriting
previous definition of cci_mpf_shim_pwrite_if interface File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line:
95
Info (18437): Verilog HDL info at cci_mpf_shim_pwrite.vh(95): previous definition of
module cci_mpf_shim_pwrite_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/
hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 95
Warning (16817): Verilog HDL warning at cci_mpf_shim_pwrite.vh(131): overwriting
previous definition of cci_mpf_shim_pwrite_lock_if interface File: /home/u59497/intel-
fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh
Line: 131
Info (18437): Verilog HDL info at cci_mpf_shim_pwrite.vh(131): previous definition of
module cci_mpf_shim_pwrite_lock_if is here File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 131
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_edge_fiu.sv(34): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/
cci_mpf_shim_edge_fiu.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-
mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv Line: 34
Info (16884): Verilog HDL info at cci_mpf_shim_latency_qos.sv(31): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_latency_qos.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(135): overwriting previous
definition of cci_mpf_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-if/cci_mpf_if.vh Line: 135

```

```

Info (18437): Verilog HDL info at cci_mpf_if.vh(135): previous definition of module
cci_mpf_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_if.vh Line: 135
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_latency_qos.sv(31): back
to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_latency_qos.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-
mpf-shims/cci_mpf_shim_latency_qos.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_latency_qos.sv(32): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_latency_qos.sv
Line: 32
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_latency_qos.sv(32): back
to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_latency_qos.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-
mpf-shims/cci_mpf_shim_latency_qos.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_shim_mux.sv(31): analyzing included file /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_mux.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(135): overwriting previous
definition of cci_mpf_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-if/cci_mpf_if.vh Line: 135
Info (18437): Verilog HDL info at cci_mpf_if.vh(135): previous definition of module
cci_mpf_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_if.vh Line: 135
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_mux.sv(31): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_mux.sv'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_mux.sv
Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_null.sv(31): analyzing included file /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_null.sv Line: 31

```



```

Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(135): overwriting previous
definition of cci_mpf_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-if/cci_mpf_if.vh Line: 135
Info (18437): Verilog HDL info at cci_mpf_if.vh(135): previous definition of module
cci_mpf_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_if.vh Line: 135
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_null.sv(31): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_null.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_null.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_pwrite.sv(31): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/
cci_mpf_shim_pwrite.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39

```

```

Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(135): overwriting previous
definition of cci_mpf_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-if/cci_mpf_if.vh Line: 135
Info (18437): Verilog HDL info at cci_mpf_if.vh(135): previous definition of module
cci_mpf_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_if.vh Line: 135
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_pwrite.sv(31): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv' File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_pwrite.sv(32): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim.vh
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv Line: 32
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_pwrite.sv(32): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv' File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_shim_pwrite.sv(33): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/
cci_mpf_shim_pwrite.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv Line: 33
Info (16884): Verilog HDL info at cci_mpf_shim_pwrite.vh(34): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/
cci_mpf_shim_pwrite.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_pwrite.vh(34): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh' File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_shim_pwrite.vh(95): overwriting
previous definition of cci_mpf_shim_pwrite_if interface File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line:
95
Info (18437): Verilog HDL info at cci_mpf_shim_pwrite.vh(95): previous definition of
module cci_mpf_shim_pwrite_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/
hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 95
Warning (16817): Verilog HDL warning at cci_mpf_shim_pwrite.vh(131): overwriting
previous definition of cci_mpf_shim_pwrite_lock_if interface File: /home/u59497/intel-
fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh
Line: 131
Info (18437): Verilog HDL info at cci_mpf_shim_pwrite.vh(131): previous definition of
module cci_mpf_shim_pwrite_lock_if is here File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.vh Line: 131
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_pwrite.sv(33): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv' File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv Line: 33
Info (16884): Verilog HDL info at cci_mpf_shim_rsp_order.sv(31): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /

```

```
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv
Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(135): overwriting previous
definition of cci_mpf_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-if/cci_mpf_if.vh Line: 135
Info (18437): Verilog HDL info at cci_mpf_if.vh(135): previous definition of module
cci_mpf_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_if.vh Line: 135
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_rsp_order.sv(31): back
to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_rsp_order.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-
mpf-shims/cci_mpf_shim_rsp_order.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_rsp_order.sv(32): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv Line:
32
Info (16884): Verilog HDL info at cci_mpf_csrs.vh(34): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if.vh File: /home/u59497/
intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_csrs.vh(34): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh' File: /home/u59497/
intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_csrs.vh(204): overwriting previous
definition of cci_mpf_csrs interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci_mpf_csrs.vh Line: 204
Info (18437): Verilog HDL info at cci_mpf_csrs.vh(204): previous definition of module
cci_mpf_csrs is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/
cci_mpf_csrs.vh Line: 204
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_rsp_order.sv(32): back
to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_rsp_order.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-
mpf-shims/cci_mpf_shim_rsp_order.sv Line: 32
```

```

Info (16884): Verilog HDL info at cci_mpf_shim_vc_map.sv(31): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv
Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(135): overwriting previous
definition of cci_mpf_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-if/cci_mpf_if.vh Line: 135
Info (18437): Verilog HDL info at cci_mpf_if.vh(135): previous definition of module
cci_mpf_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_if.vh Line: 135
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_vc_map.sv(31): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_vc_map.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_vc_map.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_vc_map.sv(32): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_csrs.vh(34): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if.vh File: /home/u59497/
intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_csrs.vh(34): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh' File: /home/u59497/
intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_csrs.vh(204): overwriting previous
definition of cci_mpf_csrs interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci_mpf_csrs.vh Line: 204
Info (18437): Verilog HDL info at cci_mpf_csrs.vh(204): previous definition of module
cci_mpf_csrs is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/
cci_mpf_csrs.vh Line: 204
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_vc_map.sv(32): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_vc_map.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_vc_map.sv Line: 32

```



```

Info (16884): Verilog HDL info at cci_mpf_shim_vc_map.sv(34): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_hash.vh
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_vc_map.sv Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_vc_map.sv(34): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_vc_map.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_vc_map.sv Line: 34
Info (16884): Verilog HDL info at cci_mpf_shim_vtp.sv(31): analyzing included file /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/
cci_mpf_shim_vtp.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(135): overwriting previous
definition of cci_mpf_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-if/cci_mpf_if.vh Line: 135
Info (18437): Verilog HDL info at cci_mpf_if.vh(135): previous definition of module
cci_mpf_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_if.vh Line: 135
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_vtp.sv(31): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/
cci_mpf_shim_vtp.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_vtp.sv(32): analyzing included file /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/
cci_mpf_shim_vtp.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_shim_vtp.vh(34): analyzing included file /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/
cci_mpf_shim_vtp.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_vtp.vh(34): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/

```



```

cci_mpf_shim_vtp.vh' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(219): overwriting previous
definition of cci_mpf_shim_vtp_svc_if interface File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 219
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(219): previous definition of
module cci_mpf_shim_vtp_svc_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/
hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 219
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(305): overwriting previous
definition of cci_mpf_shim_vtp_tlb_if interface File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 305
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(305): previous definition of
module cci_mpf_shim_vtp_tlb_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/
hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 305
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(374): overwriting previous
definition of cci_mpf_shim_vtp_pt_walk_if interface File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 374
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(374): previous definition of
module cci_mpf_shim_vtp_pt_walk_if is here File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 374
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_vtp.sv(32): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/
cci_mpf_shim_vtp.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_shim_vtp.sv(34): analyzing included file /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_config.vh File: /home/u59497/
intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv
Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_vtp.sv(34): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/
cci_mpf_shim_vtp.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv Line: 34
Info (16884): Verilog HDL info at cci_mpf_svc_vtp.sv(31): analyzing included file /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/
cci_mpf_svc_vtp.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39

```

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_if.vh(8): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8

Warning (16817): Verilog HDL warning at cci\_mpf\_if.vh(135): overwriting previous definition of cci\_mpf\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135

Info (18437): Verilog HDL info at cci\_mpf\_if.vh(135): previous definition of module cci\_mpf\_if is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_svc\_vtp.sv(31): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp.sv' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp.sv Line: 31

Info (16884): Verilog HDL info at cci\_mpf\_svc\_vtp.sv(32): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp.sv Line: 32

Info (16884): Verilog HDL info at cci\_mpf\_csrs.vh(34): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-if/cci\_csr\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 34

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_csrs.vh(34): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 34

Warning (16817): Verilog HDL warning at cci\_mpf\_csrs.vh(204): overwriting previous definition of cci\_mpf\_csrs interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 204

Info (18437): Verilog HDL info at cci\_mpf\_csrs.vh(204): previous definition of module cci\_mpf\_csrs is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 204

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_svc\_vtp.sv(32): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp.sv' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp.sv Line: 32

Info (16884): Verilog HDL info at cci\_mpf\_svc\_vtp.sv(34): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp.sv Line: 34

Info (16884): Verilog HDL info at cci\_mpf\_shim\_vtp.vh(34): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh Line: 34

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_shim\_vtp.vh(34): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh Line: 34

Warning (16817): Verilog HDL warning at cci\_mpf\_shim\_vtp.vh(219): overwriting previous definition of cci\_mpf\_shim\_vtp\_svc\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh Line: 219

Info (18437): Verilog HDL info at cci\_mpf\_shim\_vtp.vh(219): previous definition of module cci\_mpf\_shim\_vtp\_svc\_if is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh Line: 219

Warning (16817): Verilog HDL warning at cci\_mpf\_shim\_vtp.vh(305): overwriting previous definition of cci\_mpf\_shim\_vtp\_tlb\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh Line: 305

Info (18437): Verilog HDL info at cci\_mpf\_shim\_vtp.vh(305): previous definition of module cci\_mpf\_shim\_vtp\_tlb\_if is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh Line: 305

Warning (16817): Verilog HDL warning at cci\_mpf\_shim\_vtp.vh(374): overwriting previous definition of cci\_mpf\_shim\_vtp\_pt\_walk\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh Line: 374

Info (18437): Verilog HDL info at cci\_mpf\_shim\_vtp.vh(374): previous definition of module cci\_mpf\_shim\_vtp\_pt\_walk\_if is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh Line: 374

```

Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp.sv(34): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/
cci_mpf_svc_vtp.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv Line: 34
Info (16884): Verilog HDL info at cci_mpf_svc_vtp.sv(35): analyzing included file /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_config.vh File: /home/u59497/
intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv
Line: 35
Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp.sv(35): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/
cci_mpf_svc_vtp.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv Line: 35
Info (16884): Verilog HDL info at cci_mpf_svc_vtp_pipe.sv(31): analyzing included file
/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/
cci_mpf_svc_vtp_pipe.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(135): overwriting previous
definition of cci_mpf_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-if/cci_mpf_if.vh Line: 135
Info (18437): Verilog HDL info at cci_mpf_if.vh(135): previous definition of module
cci_mpf_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_if.vh Line: 135
Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp_pipe.sv(31): back to
file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/
cci_mpf_svc_vtp_pipe.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_svc_vtp_pipe.sv(32): analyzing included file
/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh File: /home/u59497/
intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/
cci_mpf_svc_vtp_pipe.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_csrs.vh(34): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if.vh File: /home/u59497/
intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34

```

```

Info (13230): Verilog HDL or VHDL information at cci_mpf_csrs.vh(34): back to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_csrs.vh(204): overwriting previous definition of cci_mpf_csrs interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 204
Info (18437): Verilog HDL info at cci_mpf_csrs.vh(204): previous definition of module cci_mpf_csrs is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_csrs.vh Line: 204
Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp_pipe.sv(32): back to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_svc_vtp_pipe.sv(34): analyzing included file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv Line: 34
Info (16884): Verilog HDL info at cci_mpf_shim_vtp.vh(34): analyzing included file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 34
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_vtp.vh(34): back to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 34
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(219): overwriting previous definition of cci_mpf_shim_vtp_svc_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 219
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(219): previous definition of module cci_mpf_shim_vtp_svc_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 219
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(305): overwriting previous definition of cci_mpf_shim_vtp_tlb_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 305
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(305): previous definition of module cci_mpf_shim_vtp_tlb_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 305
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(374): overwriting previous definition of cci_mpf_shim_vtp_pt_walk_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 374
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(374): previous definition of module cci_mpf_shim_vtp_pt_walk_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 374
Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp_pipe.sv(34): back to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv Line: 34
Info (16884): Verilog HDL info at cci_mpf_svc_vtp_pt_walk.sv(32): analyzing included file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/platform/platform_if/rtl/platform_if.vh Line: 39

```



Info (16884): Verilog HDL info at platform\_if.vh(41): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41  
Info (16884): Verilog HDL info at device\_if.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/avalon\_mem\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at device\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at platform\_if.vh(41): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41  
Info (13230): Verilog HDL or VHDL information at cci\_mpf\_platform.vh(39): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at cci\_mpf\_if.vh(8): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8  
Warning (16817): Verilog HDL warning at cci\_mpf\_if.vh(135): overwriting previous definition of cci\_mpf\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135  
Info (18437): Verilog HDL info at cci\_mpf\_if.vh(135): previous definition of module cci\_mpf\_if is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135  
Info (13230): Verilog HDL or VHDL information at cci\_mpf\_svc\_vtp\_pt\_walk.sv(32): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp\_pt\_walk.sv' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp\_pt\_walk.sv Line: 32  
Info (16884): Verilog HDL info at cci\_mpf\_svc\_vtp\_pt\_walk.sv(33): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp\_pt\_walk.sv Line: 33  
Info (16884): Verilog HDL info at cci\_mpf\_csrs.vh(34): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-if/cci\_csr\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 34  
Info (13230): Verilog HDL or VHDL information at cci\_mpf\_csrs.vh(34): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 34  
Warning (16817): Verilog HDL warning at cci\_mpf\_csrs.vh(204): overwriting previous definition of cci\_mpf\_csrs interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 204  
Info (18437): Verilog HDL info at cci\_mpf\_csrs.vh(204): previous definition of module cci\_mpf\_csrs is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 204  
Info (13230): Verilog HDL or VHDL information at cci\_mpf\_svc\_vtp\_pt\_walk.sv(33): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp\_pt\_walk.sv' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp\_pt\_walk.sv Line: 33  
Info (16884): Verilog HDL info at cci\_mpf\_svc\_vtp\_pt\_walk.sv(35): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp\_pt\_walk.sv Line: 35  
Info (16884): Verilog HDL info at cci\_mpf\_shim\_vtp.vh(34): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh Line: 34  
Info (13230): Verilog HDL or VHDL information at cci\_mpf\_shim\_vtp.vh(34): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh Line: 34  
Warning (16817): Verilog HDL warning at cci\_mpf\_shim\_vtp.vh(219): overwriting previous definition of cci\_mpf\_shim\_vtp\_svc\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh Line: 219



```

Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(219): previous definition of
module cci_mpf_shim_vtp_svc_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/
hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 219
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(305): overwriting previous
definition of cci_mpf_shim_vtp_tlb_if interface File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 305
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(305): previous definition of
module cci_mpf_shim_vtp_tlb_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/
hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 305
Warning (16817): Verilog HDL warning at cci_mpf_shim_vtp.vh(374): overwriting previous
definition of cci_mpf_shim_vtp_pt_walk_if interface File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 374
Info (18437): Verilog HDL info at cci_mpf_shim_vtp.vh(374): previous definition of
module cci_mpf_shim_vtp_pt_walk_if is here File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.vh Line: 374
Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp_pt_walk.sv(35): back
to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv' File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv Line: 35
Info (16884): Verilog HDL info at cci_mpf_svc_vtp_pt_walk.sv(36): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_hash.vh
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/
cci_mpf_svc_vtp_pt_walk.sv Line: 36
Info (13230): Verilog HDL or VHDL information at cci_mpf_svc_vtp_pt_walk.sv(36): back
to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv' File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv Line: 36
Info (16884): Verilog HDL info at cci_mpf_svc_vtp_tlb.sv(32): analyzing included
file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/
cci_mpf_svc_vtp_tlb.sv Line: 32
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8

```

Warning (16817): Verilog HDL warning at cci\_mpf\_if.vh(135): overwriting previous definition of cci\_mpf\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135

Info (18437): Verilog HDL info at cci\_mpf\_if.vh(135): previous definition of module cci\_mpf\_if is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_svc\_vtp\_tlb.sv(32): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp\_tlb.sv' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp\_tlb.sv Line: 32

Info (16884): Verilog HDL info at cci\_mpf\_svc\_vtp\_tlb.sv(33): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp\_tlb.sv Line: 33

Info (16884): Verilog HDL info at cci\_mpf\_csrs.vh(34): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-if/cci\_csr\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 34

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_csrs.vh(34): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 34

Warning (16817): Verilog HDL warning at cci\_mpf\_csrs.vh(204): overwriting previous definition of cci\_mpf\_csrs interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 204

Info (18437): Verilog HDL info at cci\_mpf\_csrs.vh(204): previous definition of module cci\_mpf\_csrs is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci\_mpf\_csrs.vh Line: 204

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_svc\_vtp\_tlb.sv(33): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp\_tlb.sv' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp\_tlb.sv Line: 33

Info (16884): Verilog HDL info at cci\_mpf\_svc\_vtp\_tlb.sv(35): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp\_tlb.sv Line: 35

Info (16884): Verilog HDL info at cci\_mpf\_shim\_vtp.vh(34): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh Line: 34

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_shim\_vtp.vh(34): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh Line: 34

Warning (16817): Verilog HDL warning at cci\_mpf\_shim\_vtp.vh(219): overwriting previous definition of cci\_mpf\_shim\_vtp\_svc\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh Line: 219

Info (18437): Verilog HDL info at cci\_mpf\_shim\_vtp.vh(219): previous definition of module cci\_mpf\_shim\_vtp\_svc\_if is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh Line: 219

Warning (16817): Verilog HDL warning at cci\_mpf\_shim\_vtp.vh(305): overwriting previous definition of cci\_mpf\_shim\_vtp\_tlb\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh Line: 305

Info (18437): Verilog HDL info at cci\_mpf\_shim\_vtp.vh(305): previous definition of module cci\_mpf\_shim\_vtp\_tlb\_if is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh Line: 305

Warning (16817): Verilog HDL warning at cci\_mpf\_shim\_vtp.vh(374): overwriting previous definition of cci\_mpf\_shim\_vtp\_pt\_walk\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh Line: 374

Info (18437): Verilog HDL info at cci\_mpf\_shim\_vtp.vh(374): previous definition of module cci\_mpf\_shim\_vtp\_pt\_walk\_if is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_shim\_vtp.vh Line: 374

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_svc\_vtp\_tlb.sv(35): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp\_tlb.sv' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp\_tlb.sv Line: 35

```

Info (16884): Verilog HDL info at cci_mpf_shim_wro.sv(31): analyzing included file /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/
cci_mpf_shim_wro.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(135): overwriting previous
definition of cci_mpf_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-if/cci_mpf_if.vh Line: 135
Info (18437): Verilog HDL info at cci_mpf_if.vh(135): previous definition of module
cci_mpf_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_if.vh Line: 135
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_wro.sv(31): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/
cci_mpf_shim_wro.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_wro.sv(33): analyzing included file /
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv
Line: 33
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_wro.sv(33): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/
cci_mpf_shim_wro.sv' File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv Line: 33
Info (16884): Verilog HDL info at cci_mpf_shim_wro_filter_group.sv(31): analyzing
included file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/
cci_mpf_shim_wro_filter_group.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39

```

```

Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(135): overwriting previous
definition of cci_mpf_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-if/cci_mpf_if.vh Line: 135
Info (18437): Verilog HDL info at cci_mpf_if.vh(135): previous definition of module
cci_mpf_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_if.vh Line: 135
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_wro_filter_group.sv(31):
back to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv' File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv
Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_wro_filter_group.sv(32): analyzing
included file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_wro/cci_mpf_shim_wro.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv Line: 32
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_wro_filter_group.sv(32):
back to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv' File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv
Line: 32
Info (16884): Verilog HDL info at cci_mpf_shim_wro_filter_group.sv(33): analyzing
included file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/
cci_mpf_prim_hash.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv Line: 33
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_wro_filter_group.sv(33):
back to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv' File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv
Line: 33
Info (16884): Verilog HDL info at cci_mpf_shim_wro_epoch_order.sv(31): analyzing
included file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/
cci_mpf_shim_wro_epoch_order.sv Line: 31
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39

```



```

Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at cci_mpf_if.vh(8): back to file '/
home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Warning (16817): Verilog HDL warning at cci_mpf_if.vh(135): overwriting previous
definition of cci_mpf_if interface File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-if/cci_mpf_if.vh Line: 135
Info (18437): Verilog HDL info at cci_mpf_if.vh(135): previous definition of module
cci_mpf_if is here File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_if.vh Line: 135
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_wro_epoch_order.sv(31):
back to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv' File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv
Line: 31
Info (16884): Verilog HDL info at cci_mpf_shim_wro_epoch_order.sv(32): analyzing
included file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_wro/cci_mpf_shim_wro.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/
rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv Line: 32
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_wro_epoch_order.sv(32):
back to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv' File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv
Line: 32
Info (16884): Verilog HDL info at cci_mpf_shim_wro_epoch_order.sv(33): analyzing
included file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/
cci_mpf_prim_hash.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv Line: 33
Info (13230): Verilog HDL or VHDL information at cci_mpf_shim_wro_epoch_order.sv(33):
back to file '/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/
cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv' File: /home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv
Line: 33
Info (16884): Verilog HDL info at cci_dma.sv(23): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u59497/
acc-op/hw/cci_dma.sv Line: 23
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39

```



Info (16884): Verilog HDL info at platform\_if.vh(39): analyzing included file ./platform/platform\_afu\_top\_config.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at platform\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39

Info (16884): Verilog HDL info at platform\_if.vh(41): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41

Info (16884): Verilog HDL info at device\_if.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/avalon\_mem\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at device\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at platform\_if.vh(41): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_platform.vh(39): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_if.vh(8): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8

Warning (16817): Verilog HDL warning at cci\_mpf\_if.vh(135): overwriting previous definition of cci\_mpf\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135

Info (18437): Verilog HDL info at cci\_mpf\_if.vh(135): previous definition of module cci\_mpf\_if is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135

Info (13230): Verilog HDL or VHDL information at cci\_dma.sv(23): back to file '/home/u59497/acc-op/hw/cci\_dma.sv' File: /home/u59497/acc-op/hw/cci\_dma.sv Line: 23

Info (16884): Verilog HDL info at afu.sv(69): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh File: /home/u59497/acc-op/hw/afu.sv Line: 69

Info (16884): Verilog HDL info at cci\_mpf\_if.vh(8): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8

Info (16884): Verilog HDL info at cci\_mpf\_platform.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39

Info (16884): Verilog HDL info at platform\_if.vh(39): analyzing included file ./platform/platform\_afu\_top\_config.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at platform\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39

Info (16884): Verilog HDL info at platform\_if.vh(41): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41

Info (16884): Verilog HDL info at device\_if.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/avalon\_mem\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at device\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39

Info (13230): Verilog HDL or VHDL information at platform\_if.vh(41): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_platform.vh(39): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39

Info (13230): Verilog HDL or VHDL information at cci\_mpf\_if.vh(8): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8  
Warning (16817): Verilog HDL warning at cci\_mpf\_if.vh(135): overwriting previous definition of cci\_mpf\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135  
Info (18437): Verilog HDL info at cci\_mpf\_if.vh(135): previous definition of module cci\_mpf\_if is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135  
Info (13230): Verilog HDL or VHDL information at afu.sv(69): back to file '/home/u59497/acc-op/hw/afu.sv' File: /home/u59497/acc-op/hw/afu.sv Line: 69  
Info (16884): Verilog HDL info at csr\_mgr.sv(31): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh File: /home/u59497/acc-op/hw/csr\_mgr.sv Line: 31  
Info (16884): Verilog HDL info at cci\_mpf\_if.vh(8): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8  
Info (16884): Verilog HDL info at cci\_mpf\_platform.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39  
Info (16884): Verilog HDL info at platform\_if.vh(39): analyzing included file ./platform/platform\_afu\_top\_config.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at platform\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39  
Info (16884): Verilog HDL info at platform\_if.vh(41): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41  
Info (16884): Verilog HDL info at device\_if.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/avalon\_mem\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at device\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at platform\_if.vh(41): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41  
Info (13230): Verilog HDL or VHDL information at cci\_mpf\_platform.vh(39): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at cci\_mpf\_if.vh(8): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8  
Warning (16817): Verilog HDL warning at cci\_mpf\_if.vh(135): overwriting previous definition of cci\_mpf\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135  
Info (18437): Verilog HDL info at cci\_mpf\_if.vh(135): previous definition of module cci\_mpf\_if is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135  
Info (13230): Verilog HDL or VHDL information at csr\_mgr.sv(31): back to file '/home/u59497/acc-op/hw/csr\_mgr.sv' File: /home/u59497/acc-op/hw/csr\_mgr.sv Line: 31  
Info (16884): Verilog HDL info at csr\_mgr.sv(32): analyzing included file /home/u59497/acc-op/hw/cci\_mpf\_app\_conf\_default.vh File: /home/u59497/acc-op/hw/csr\_mgr.sv Line: 32  
Info (16884): Verilog HDL info at cci\_mpf\_app\_conf\_default.vh(32): analyzing included file /home/u59497/acc-op/hw/cci\_mpf\_app\_conf.vh File: /home/u59497/acc-op/hw/cci\_mpf\_app\_conf\_default.vh Line: 32  
Info (13230): Verilog HDL or VHDL information at cci\_mpf\_app\_conf\_default.vh(32): back to file '/home/u59497/acc-op/hw/cci\_mpf\_app\_conf\_default.vh' File: /home/u59497/acc-op/hw/cci\_mpf\_app\_conf\_default.vh Line: 32  
Info (13230): Verilog HDL or VHDL information at csr\_mgr.sv(32): back to file '/home/u59497/acc-op/hw/csr\_mgr.sv' File: /home/u59497/acc-op/hw/csr\_mgr.sv Line: 32

```

Info (16884): Verilog HDL info at csr_mgr.vh(33): analyzing included file /home/
u59497/acc-op/hw/csr_mgr.vh File: /home/u59497/acc-op/hw/csr_mgr.vh Line: 33
Info (16884): Verilog HDL info at csr_mgr.vh(34): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if.vh File: /home/u59497/acc-
op/hw/csr_mgr.vh Line: 34
Info (13230): Verilog HDL or VHDL information at csr_mgr.vh(34): back to file '/home/
u59497/acc-op/hw/csr_mgr.vh' File: /home/u59497/acc-op/hw/csr_mgr.vh Line: 34
Info (13230): Verilog HDL or VHDL information at csr_mgr.vh(33): back to file '/home/
u59497/acc-op/hw/csr_mgr.vh' File: /home/u59497/acc-op/hw/csr_mgr.vh Line: 33
Info (16884): Verilog HDL info at hal.vh(44): analyzing included file /home/u59497/
intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/u59497/
acc-op/hw/hal.vh Line: 44
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at hal.vh(44): back to file '/home/
u59497/acc-op/hw/hal.vh' File: /home/u59497/acc-op/hw/hal.vh Line: 44
Info (16884): Verilog HDL info at hal.vh(45): analyzing included file /home/u59497/
acc-op/hw/csr_mgr.vh File: /home/u59497/acc-op/hw/hal.vh Line: 45
Info (16884): Verilog HDL info at csr_mgr.vh(34): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if.vh File: /home/u59497/acc-
op/hw/csr_mgr.vh Line: 34
Info (13230): Verilog HDL or VHDL information at csr_mgr.vh(34): back to file '/home/
u59497/acc-op/hw/csr_mgr.vh' File: /home/u59497/acc-op/hw/csr_mgr.vh Line: 34
Warning (16817): Verilog HDL warning at csr_mgr.vh(99): overwriting previous
definition of app_csrs interface File: /home/u59497/acc-op/hw/csr_mgr.vh Line: 99
Info (18437): Verilog HDL info at csr_mgr.vh(99): previous definition of module
app_csrs is here File: /home/u59497/acc-op/hw/csr_mgr.vh Line: 99
Info (13230): Verilog HDL or VHDL information at hal.vh(45): back to file '/home/
u59497/acc-op/hw/hal.vh' File: /home/u59497/acc-op/hw/hal.vh Line: 45
Info (16884): Verilog HDL info at ccip_std_afu.vh(45): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh File: /home/u59497/
acc-op/hw/ccip_std_afu.vh Line: 45
Info (16884): Verilog HDL info at cci_mpf_if.vh(8): analyzing included file /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh Line: 8
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39

```

Info (13230): Verilog HDL or VHDL information at platform\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 39  
Info (16884): Verilog HDL info at platform\_if.vh(41): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41  
Info (16884): Verilog HDL info at device\_if.vh(39): analyzing included file /usr/share/opae/platform/platform\_if/rtl/device\_if/avalon\_mem\_if.vh File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at device\_if.vh(39): back to file '/usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/device\_if/device\_if.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at platform\_if.vh(41): back to file '/usr/share/opae/platform/platform\_if/rtl/platform\_if.vh' File: /usr/share/opae/platform/platform\_if/rtl/platform\_if.vh Line: 41  
Info (13230): Verilog HDL or VHDL information at cci\_mpf\_platform.vh(39): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh Line: 39  
Info (13230): Verilog HDL or VHDL information at cci\_mpf\_if.vh(8): back to file '/home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh' File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 8  
Warning (16817): Verilog HDL warning at cci\_mpf\_if.vh(135): overwriting previous definition of cci\_mpf\_if interface File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135  
Info (18437): Verilog HDL info at cci\_mpf\_if.vh(135): previous definition of module cci\_mpf\_if is here File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if.vh Line: 135  
Info (13230): Verilog HDL or VHDL information at ccip\_std\_afu.sv(45): back to file '/home/u59497/acc-op/hw/ccip\_std\_afu.sv' File: /home/u59497/acc-op/hw/ccip\_std\_afu.sv Line: 45  
Info (16884): Verilog HDL info at ccip\_std\_afu.sv(46): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_platform.vh File: /home/u59497/acc-op/hw/ccip\_std\_afu.sv Line: 46  
Info (13230): Verilog HDL or VHDL information at ccip\_std\_afu.sv(46): back to file '/home/u59497/acc-op/hw/ccip\_std\_afu.sv' File: /home/u59497/acc-op/hw/ccip\_std\_afu.sv Line: 46  
Info (16884): Verilog HDL info at ccip\_std\_afu.sv(47): analyzing included file /home/u59497/acc-op/hw/cci\_mpf\_app\_conf\_default.vh File: /home/u59497/acc-op/hw/ccip\_std\_afu.sv Line: 47  
Info (16884): Verilog HDL info at cci\_mpf\_app\_conf\_default.vh(32): analyzing included file /home/u59497/acc-op/hw/cci\_mpf\_app\_conf.vh File: /home/u59497/acc-op/hw/cci\_mpf\_app\_conf\_default.vh Line: 32  
Info (13230): Verilog HDL or VHDL information at cci\_mpf\_app\_conf\_default.vh(32): back to file '/home/u59497/acc-op/hw/cci\_mpf\_app\_conf\_default.vh' File: /home/u59497/acc-op/hw/cci\_mpf\_app\_conf\_default.vh Line: 32  
Info (13230): Verilog HDL or VHDL information at ccip\_std\_afu.sv(47): back to file '/home/u59497/acc-op/hw/ccip\_std\_afu.sv' File: /home/u59497/acc-op/hw/ccip\_std\_afu.sv Line: 47  
Info (16884): Verilog HDL info at ccip\_std\_afu.sv(48): analyzing included file /home/u59497/acc-op/hw/csr\_mgr.vh File: /home/u59497/acc-op/hw/ccip\_std\_afu.sv Line: 48  
Info (16884): Verilog HDL info at csr\_mgr.vh(34): analyzing included file /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-if/cci\_csr\_if.vh File: /home/u59497/acc-op/hw/csr\_mgr.vh Line: 34  
Info (13230): Verilog HDL or VHDL information at csr\_mgr.vh(34): back to file '/home/u59497/acc-op/hw/csr\_mgr.vh' File: /home/u59497/acc-op/hw/csr\_mgr.vh Line: 34  
Warning (16817): Verilog HDL warning at csr\_mgr.vh(99): overwriting previous definition of app\_csrs interface File: /home/u59497/acc-op/hw/csr\_mgr.vh Line: 99  
Info (18437): Verilog HDL info at csr\_mgr.vh(99): previous definition of module app\_csrs is here File: /home/u59497/acc-op/hw/csr\_mgr.vh Line: 99  
Info (13230): Verilog HDL or VHDL information at ccip\_std\_afu.sv(48): back to file '/home/u59497/acc-op/hw/ccip\_std\_afu.sv' File: /home/u59497/acc-op/hw/ccip\_std\_afu.sv Line: 48



```

Info (16884): Verilog HDL info at ccip_std_afu.sv(49): analyzing included file /home/
u59497/acc-op/hw/dma_if.vh File: /home/u59497/acc-op/hw/ccip_std_afu.sv Line: 49
Info (13230): Verilog HDL or VHDL information at ccip_std_afu.sv(49): back to file '/
home/u59497/acc-op/hw/ccip_std_afu.sv' File: /home/u59497/acc-op/hw/ccip_std_afu.sv
Line: 49
Info (16884): Verilog HDL info at ccip_std_afu.sv(50): analyzing included file /home/
u59497/acc-op/hw/mmio_if.vh File: /home/u59497/acc-op/hw/ccip_std_afu.sv Line: 50
Info (13230): Verilog HDL or VHDL information at ccip_std_afu.sv(50): back to file '/
home/u59497/acc-op/hw/ccip_std_afu.sv' File: /home/u59497/acc-op/hw/ccip_std_afu.sv
Line: 50
Info (16884): Verilog HDL info at ccip_std_afu.sv(51): analyzing included file ../hw/
afu_json_info.vh File: /home/u59497/acc-op/hw/ccip_std_afu.sv Line: 51
Info (13230): Verilog HDL or VHDL information at ccip_std_afu.sv(51): back to file '/
home/u59497/acc-op/hw/ccip_std_afu.sv' File: /home/u59497/acc-op/hw/ccip_std_afu.sv
Line: 51
Warning (16818): Verilog HDL warning at mem_ctrl.sv(85): block identifier is required
on this block File: /home/u59497/acc-op/hw/mem_ctrl.sv Line: 85
Warning (16818): Verilog HDL warning at accelerators.sv(186): block identifier is
required on this block File: /home/u59497/acc-op/hw/accelerators.sv Line: 186
Warning (16818): Verilog HDL warning at csa.sv(12): block identifier is required on
this block File: /home/u59497/acc-op/hw/csa.sv Line: 12
Info (16884): Verilog HDL info at green_bs.sv(30): analyzing included file platform/
fpga_defines.vh File: /home/u59497/acc-op/hw/synth/build/platform/green_bs.sv Line: 30
Warning (13228): Verilog HDL or VHDL warning at fpga_defines.vh(70): ignoring re-
definition of command line macro 'INCLUDE_DDR4' File: /home/u59497/acc-op/hw/synth/
build/platform/fpga_defines.vh Line: 70
Info (13230): Verilog HDL or VHDL information at green_bs.sv(30): back to file
'platform/green_bs.sv' File: /home/u59497/acc-op/hw/synth/build/platform/green_bs.sv
Line: 30
Info (16884): Verilog HDL info at green_bs.sv(40): analyzing included file /usr/share/
opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/acc-op/hw/synth/build/
platform/green_bs.sv Line: 40
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at green_bs.sv(40): back to file
'platform/green_bs.sv' File: /home/u59497/acc-op/hw/synth/build/platform/green_bs.sv
Line: 40
Info (16884): Verilog HDL info at green_bs.sv(43): analyzing included file platform/
pr_hssi_if.vh File: /home/u59497/acc-op/hw/synth/build/platform/green_bs.sv Line: 43
Info (13230): Verilog HDL or VHDL information at green_bs.sv(43): back to file
'platform/green_bs.sv' File: /home/u59497/acc-op/hw/synth/build/platform/green_bs.sv
Line: 43
Warning (13228): Verilog HDL or VHDL warning at green_bs.sv(45): parameter declared
inside compilation unit '$unit_platform_green_bs_sv' shall be treated as localparam
File: /home/u59497/acc-op/hw/synth/build/platform/green_bs.sv Line: 45
Warning (13228): Verilog HDL or VHDL warning at green_bs.sv(46): parameter declared
inside compilation unit '$unit_platform_green_bs_sv' shall be treated as localparam
File: /home/u59497/acc-op/hw/synth/build/platform/green_bs.sv Line: 46

```



```

Warning (13228): Verilog HDL or VHDL warning at green_bs_resync.v(142): generate block
is allowed only inside loop and conditional generate in SystemVerilog mode File: /
home/u59497/acc-op/hw/synth/build/platform/lib/common/green_bs_resync.v Line: 142
Warning (13228): Verilog HDL or VHDL warning at fpga_defines.vh(70): ignoring re-
definition of command line macro 'INCLUDE_DDR4' File: /home/u59497/acc-op/hw/synth/
build/platform/fpga_defines.vh Line: 70
Info (16884): Verilog HDL info at cci_mpf_prim_ram_dualport_byteena.sv(43): analyzing
included file /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/
cci_mpf_platform.vh File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-
prims/cci_mpf_prim_ram_dualport_byteena.sv Line: 43
Info (16884): Verilog HDL info at cci_mpf_platform.vh(39): analyzing included file /
usr/share/opae/platform/platform_if/rtl/platform_if.vh File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file ./
platform/platform_afu_top_config.vh File: /usr/share/opae/platform/platform_if/rtl/
platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at platform_if.vh(41): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (16884): Verilog HDL info at device_if.vh(39): analyzing included file /usr/
share/opae/platform/platform_if/rtl/device_if/avalon_mem_if.vh File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at device_if.vh(39): back to file '/usr/
share/opae/platform/platform_if/rtl/device_if/device_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/device_if/device_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_if.vh(41): back to file '/
usr/share/opae/platform/platform_if/rtl/platform_if.vh' File: /usr/share/opae/
platform/platform_if/rtl/platform_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at cci_mpf_platform.vh(39): back to file
'/home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh'
File: /home/u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_platform.vh
Line: 39
Info (13230): Verilog HDL or VHDL information at
cci_mpf_prim_ram_dualport_byteena.sv(43): back to file '/home/u59497/intel-fpga-bbb/
BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_ram_dualport_byteena.sv' File: /home/
u59497/intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/
cci_mpf_prim_ram_dualport_byteena.sv Line: 43
Info: Elaborating from top-level entity "dcp_top"
Info (19272): Using dcp.qdb to replace the root partition.
Info (19534): Using dcp.qdb to replace the partition root_partition_2cedade0.
Warning (13469): Verilog HDL assignment warning at csr_mgr.sv(418): truncated value
with size 17 to match size of target (16) File: /home/u59497/acc-op/hw/csr_mgr.sv
Line: 418
Warning (13469): Verilog HDL assignment warning at csr_mgr.sv(426): truncated value
with size 17 to match size of target (16) File: /home/u59497/acc-op/hw/csr_mgr.sv
Line: 426
Warning (13469): Verilog HDL assignment warning at cci_mpf_prim_fifo_lutram.sv(250):
truncated value with size 5 to match size of target (4) File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo_lutram.sv Line: 250
Warning (13469): Verilog HDL assignment warning at cci_mpf_prim_fifo_lutram.sv(266):
truncated value with size 5 to match size of target (4) File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo_lutram.sv Line: 266
Warning (13469): Verilog HDL assignment warning at cci_mpf_shim_edge_fiu.sv(411):
truncated value with size 3 to match size of target (2) File: /home/u59497/intel-fpga-
bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv Line:
411
Warning (13469): Verilog HDL assignment warning at cci_mpf_shim_edge_fiu.sv(412):
truncated value with size 32 to match size of target (2) File: /home/u59497/intel-
fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv
Line: 412

```

Warning (13469): Verilog HDL assignment warning at cci\_mpf\_shim\_csr.sv(850): truncated value with size 108 to match size of target (6) File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_csr.sv Line: 850

Warning (13469): Verilog HDL assignment warning at cci\_mpf\_shim\_csr.sv(961): truncated value with size 32 to match size of target (6) File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_csr.sv Line: 961

Warning (13469): Verilog HDL assignment warning at cci\_mpf\_prim\_fifo\_lutram.sv(250): truncated value with size 7 to match size of target (6) File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-prims/cci\_mpf\_prim\_fifo\_lutram.sv Line: 250

Warning (13469): Verilog HDL assignment warning at cci\_mpf\_prim\_fifo\_lutram.sv(266): truncated value with size 7 to match size of target (6) File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-prims/cci\_mpf\_prim\_fifo\_lutram.sv Line: 266

Warning (13469): Verilog HDL assignment warning at cci\_mpf\_prim\_fifo\_lutram.sv(250): truncated value with size 5 to match size of target (4) File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-prims/cci\_mpf\_prim\_fifo\_lutram.sv Line: 250

Warning (13469): Verilog HDL assignment warning at cci\_mpf\_prim\_fifo\_lutram.sv(266): truncated value with size 5 to match size of target (4) File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-prims/cci\_mpf\_prim\_fifo\_lutram.sv Line: 266

Warning (13469): Verilog HDL assignment warning at cci\_mpf\_prim\_fifo\_lutram.sv(250): truncated value with size 3 to match size of target (2) File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-prims/cci\_mpf\_prim\_fifo\_lutram.sv Line: 250

Warning (13469): Verilog HDL assignment warning at cci\_mpf\_prim\_fifo\_lutram.sv(266): truncated value with size 3 to match size of target (2) File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-prims/cci\_mpf\_prim\_fifo\_lutram.sv Line: 266

Warning (13469): Verilog HDL assignment warning at cci\_mpf\_prim\_fifo\_lutram.sv(250): truncated value with size 5 to match size of target (4) File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-prims/cci\_mpf\_prim\_fifo\_lutram.sv Line: 250

Warning (13469): Verilog HDL assignment warning at cci\_mpf\_prim\_fifo\_lutram.sv(266): truncated value with size 5 to match size of target (4) File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-prims/cci\_mpf\_prim\_fifo\_lutram.sv Line: 266

Warning (13469): Verilog HDL assignment warning at cci\_mpf\_svc\_vtp\_tlb.sv(520): truncated value with size 4 to match size of target (3) File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp\_tlb.sv Line: 520

Warning (13469): Verilog HDL assignment warning at cci\_mpf\_svc\_vtp\_tlb.sv(520): truncated value with size 4 to match size of target (3) File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp\_tlb.sv Line: 520

Warning (13416): Verilog HDL warning at cci\_mpf\_svc\_vtp\_pt\_walk.sv(495): ignoring unsupported system task "fatal" File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-shims/cci\_mpf\_shim\_vtp/cci\_mpf\_svc\_vtp\_pt\_walk.sv Line: 495

Warning (13469): Verilog HDL assignment warning at cci\_mpf\_prim\_lutram.sv(448): truncated value with size 10 to match size of target (9) File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-prims/cci\_mpf\_prim\_lutram.sv Line: 448

Warning (13469): Verilog HDL assignment warning at cci\_mpf\_prim\_fifo\_lutram.sv(250): truncated value with size 6 to match size of target (5) File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-prims/cci\_mpf\_prim\_fifo\_lutram.sv Line: 250

Warning (13469): Verilog HDL assignment warning at cci\_mpf\_prim\_fifo\_lutram.sv(266): truncated value with size 6 to match size of target (5) File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-prims/cci\_mpf\_prim\_fifo\_lutram.sv Line: 266

Warning (13469): Verilog HDL assignment warning at cci\_mpf\_prim\_rob.sv(219): truncated value with size 9 to match size of target (8) File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-prims/cci\_mpf\_prim\_rob.sv Line: 219

Warning (13469): Verilog HDL assignment warning at cci\_mpf\_prim\_lutram.sv(448): truncated value with size 9 to match size of target (8) File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-prims/cci\_mpf\_prim\_lutram.sv Line: 448

Warning (13469): Verilog HDL assignment warning at cci\_mpf\_if\_pkg.sv(371): truncated value with size 148 to match size of target (77) File: /home/u59497/intel-fpga-bbb/BBB\_cci\_mpf/hw/rtl/cci-mpf-if/cci\_mpf\_if\_pkg.sv Line: 371

Warning (13469): Verilog HDL assignment warning at cpu\_alu.sv(33): truncated value with size 64 to match size of target (32) File: /home/u59497/acc-op/hw/cpu\_alu.sv Line: 33

Warning (13469): Verilog HDL assignment warning at cpu.sv(248): truncated value with size 17 to match size of target (16) File: /home/u59497/acc-op/hw/cpu.sv Line: 248

Warning (13469): Verilog HDL assignment warning at cpu.sv(253): truncated value with size 17 to match size of target (16) File: /home/u59497/acc-op/hw/cpu.sv Line: 253

Warning (13469): Verilog HDL assignment warning at cpu.sv(309): truncated value with size 9 to match size of target (8) File: /home/u59497/acc-op/hw/cpu.sv Line: 309  
Warning (13469): Verilog HDL assignment warning at cpu.sv(343): truncated value with size 9 to match size of target (8) File: /home/u59497/acc-op/hw/cpu.sv Line: 343  
Warning (13469): Verilog HDL assignment warning at cpu.sv(422): truncated value with size 32 to match size of target (16) File: /home/u59497/acc-op/hw/cpu.sv Line: 422  
Warning (13469): Verilog HDL assignment warning at cpu.sv(464): truncated value with size 32 to match size of target (16) File: /home/u59497/acc-op/hw/cpu.sv Line: 464  
Warning (13469): Verilog HDL assignment warning at cpu.sv(476): truncated value with size 32 to match size of target (4) File: /home/u59497/acc-op/hw/cpu.sv Line: 476  
Warning (13469): Verilog HDL assignment warning at cpu.sv(484): truncated value with size 32 to match size of target (4) File: /home/u59497/acc-op/hw/cpu.sv Line: 484  
Warning (13469): Verilog HDL assignment warning at cpu.sv(487): truncated value with size 32 to match size of target (4) File: /home/u59497/acc-op/hw/cpu.sv Line: 487  
Warning (13469): Verilog HDL assignment warning at cpu.sv(490): truncated value with size 32 to match size of target (4) File: /home/u59497/acc-op/hw/cpu.sv Line: 490  
Warning (16788): Net "EXMEM\_in[159]" does not have a driver at cpu.sv(168) File: /home/u59497/acc-op/hw/cpu.sv Line: 168  
Warning (13469): Verilog HDL assignment warning at mem\_ctrl.sv(197): truncated value with size 5 to match size of target (4) File: /home/u59497/acc-op/hw/mem\_ctrl.sv Line: 197  
Warning (13469): Verilog HDL assignment warning at mem\_ctrl.sv(217): truncated value with size 2 to match size of target (1) File: /home/u59497/acc-op/hw/mem\_ctrl.sv Line: 217  
Warning (16735): Verilog HDL warning at accelerators.sv(148): actual bit length 16 differs from formal bit length 32 for port "mem\_read\_addr" File: /home/u59497/acc-op/hw/accelerators.sv Line: 148  
Warning (16735): Verilog HDL warning at accelerators.sv(151): actual bit length 16 differs from formal bit length 32 for port "mem\_write\_addr" File: /home/u59497/acc-op/hw/accelerators.sv Line: 151  
Warning (13469): Verilog HDL assignment warning at acc\_control\_unit.sv(471): truncated value with size 8 to match size of target (7) File: /home/u59497/acc-op/hw/acc\_control\_unit.sv Line: 471  
Warning (13469): Verilog HDL assignment warning at acc\_control\_unit.sv(482): truncated value with size 3 to match size of target (2) File: /home/u59497/acc-op/hw/acc\_control\_unit.sv Line: 482  
Warning (16735): Verilog HDL warning at accelerators.sv(177): actual bit length 32 differs from formal bit length 16 for port "mem\_acc\_read\_addr" File: /home/u59497/acc-op/hw/accelerators.sv Line: 177  
Warning (16735): Verilog HDL warning at accelerators.sv(180): actual bit length 32 differs from formal bit length 16 for port "mem\_acc\_write\_addr" File: /home/u59497/acc-op/hw/accelerators.sv Line: 180  
Warning (13469): Verilog HDL assignment warning at acc\_control\_unit.sv(471): truncated value with size 8 to match size of target (7) File: /home/u59497/acc-op/hw/acc\_control\_unit.sv Line: 471  
Warning (13469): Verilog HDL assignment warning at acc\_control\_unit.sv(482): truncated value with size 3 to match size of target (2) File: /home/u59497/acc-op/hw/acc\_control\_unit.sv Line: 482  
Warning (16735): Verilog HDL warning at accelerators.sv(177): actual bit length 32 differs from formal bit length 16 for port "mem\_acc\_read\_addr" File: /home/u59497/acc-op/hw/accelerators.sv Line: 177  
Warning (16735): Verilog HDL warning at accelerators.sv(180): actual bit length 32 differs from formal bit length 16 for port "mem\_acc\_write\_addr" File: /home/u59497/acc-op/hw/accelerators.sv Line: 180  
Warning (13469): Verilog HDL assignment warning at acc\_control\_unit.sv(471): truncated value with size 8 to match size of target (7) File: /home/u59497/acc-op/hw/acc\_control\_unit.sv Line: 471  
Warning (13469): Verilog HDL assignment warning at acc\_control\_unit.sv(482): truncated value with size 3 to match size of target (2) File: /home/u59497/acc-op/hw/acc\_control\_unit.sv Line: 482  
Warning (16735): Verilog HDL warning at accelerators.sv(177): actual bit length 32 differs from formal bit length 16 for port "mem\_acc\_read\_addr" File: /home/u59497/acc-op/hw/accelerators.sv Line: 177

```

Warning (16735): Verilog HDL warning at accelerators.sv(180): actual bit length 32
differs from formal bit length 16 for port "mem_acc_write_addr" File: /home/u59497/
acc-op/hw/accelerators.sv Line: 180
Warning (13469): Verilog HDL assignment warning at acc_control_unit.sv(471): truncated
value with size 8 to match size of target (7) File: /home/u59497/acc-op/hw/
acc_control_unit.sv Line: 471
Warning (13469): Verilog HDL assignment warning at acc_control_unit.sv(482): truncated
value with size 3 to match size of target (2) File: /home/u59497/acc-op/hw/
acc_control_unit.sv Line: 482
Warning (16735): Verilog HDL warning at accelerators.sv(177): actual bit length 32
differs from formal bit length 16 for port "mem_acc_read_addr" File: /home/u59497/acc-
op/hw/accelerators.sv Line: 177
Warning (16735): Verilog HDL warning at accelerators.sv(180): actual bit length 32
differs from formal bit length 16 for port "mem_acc_write_addr" File: /home/u59497/
acc-op/hw/accelerators.sv Line: 180
Warning (13469): Verilog HDL assignment warning at acc_control_unit.sv(471): truncated
value with size 8 to match size of target (7) File: /home/u59497/acc-op/hw/
acc_control_unit.sv Line: 471
Warning (13469): Verilog HDL assignment warning at acc_control_unit.sv(482): truncated
value with size 3 to match size of target (2) File: /home/u59497/acc-op/hw/
acc_control_unit.sv Line: 482
Warning (16735): Verilog HDL warning at accelerators.sv(177): actual bit length 32
differs from formal bit length 16 for port "mem_acc_read_addr" File: /home/u59497/acc-
op/hw/accelerators.sv Line: 177
Warning (16735): Verilog HDL warning at accelerators.sv(180): actual bit length 32
differs from formal bit length 16 for port "mem_acc_write_addr" File: /home/u59497/
acc-op/hw/accelerators.sv Line: 180
Warning (13469): Verilog HDL assignment warning at acc_control_unit.sv(471): truncated
value with size 8 to match size of target (7) File: /home/u59497/acc-op/hw/
acc_control_unit.sv Line: 471
Warning (13469): Verilog HDL assignment warning at acc_control_unit.sv(482): truncated
value with size 3 to match size of target (2) File: /home/u59497/acc-op/hw/
acc_control_unit.sv Line: 482
Warning (16735): Verilog HDL warning at accelerators.sv(177): actual bit length 32
differs from formal bit length 16 for port "mem_acc_read_addr" File: /home/u59497/acc-
op/hw/accelerators.sv Line: 177
Warning (16735): Verilog HDL warning at accelerators.sv(180): actual bit length 32
differs from formal bit length 16 for port "mem_acc_write_addr" File: /home/u59497/
acc-op/hw/accelerators.sv Line: 180
Warning (13469): Verilog HDL assignment warning at acc_control_unit.sv(471): truncated
value with size 8 to match size of target (7) File: /home/u59497/acc-op/hw/
acc_control_unit.sv Line: 471
Warning (13469): Verilog HDL assignment warning at acc_control_unit.sv(482): truncated
value with size 3 to match size of target (2) File: /home/u59497/acc-op/hw/
acc_control_unit.sv Line: 482
Warning (16735): Verilog HDL warning at accelerators.sv(177): actual bit length 32
differs from formal bit length 16 for port "mem_acc_read_addr" File: /home/u59497/acc-
op/hw/accelerators.sv Line: 177
Warning (16735): Verilog HDL warning at accelerators.sv(180): actual bit length 32
differs from formal bit length 16 for port "mem_acc_write_addr" File: /home/u59497/
acc-op/hw/accelerators.sv Line: 180

```

```

Warning (16788): Net "csrs.afu_id[127]" does not have a driver at ccip_std_afu.sv(150)
File: /home/u59497/acc-op/hw/ccip_std_afu.sv Line: 150
Warning (287013): Variable or input pin "byteena_b" is defined but never used. File: /
home/u59497/acc-op/hw/synth/build/tmp-clearbox/afu_default/50895/altsyncram_d1b2.tdf
Line: 33
Warning (287013): Variable or input pin "data_b" is defined but never used. File: /
home/u59497/acc-op/hw/synth/build/tmp-clearbox/afu_default/50895/altsyncram_d1b2.tdf
Line: 36
Warning (287013): Variable or input pin "wren_b" is defined but never used. File: /
home/u59497/acc-op/hw/synth/build/tmp-clearbox/afu_default/50895/altsyncram_d1b2.tdf
Line: 40
Warning (287013): Variable or input pin "rden_a" is defined but never used. File: /
home/u59497/acc-op/hw/synth/build/tmp-clearbox/afu_default/50895/altsyncram_clf1.tdf
Line: 35
Warning (287013): Variable or input pin "rden_a" is defined but never used. File: /
home/u59497/acc-op/hw/synth/build/tmp-clearbox/afu_default/50895/altsyncram_gof1.tdf
Line: 35
Warning (287013): Variable or input pin "rden_a" is defined but never used. File: /
home/u59497/acc-op/hw/synth/build/tmp-clearbox/afu_default/50895/altsyncram_hof1.tdf
Line: 35
Warning (287013): Variable or input pin "rden_a" is defined but never used. File: /
home/u59497/acc-op/hw/synth/build/tmp-clearbox/afu_default/50895/altsyncram_cof1.tdf
Line: 35
Warning (287013): Variable or input pin "rden_a" is defined but never used. File: /
home/u59497/acc-op/hw/synth/build/tmp-clearbox/afu_default/50895/altsyncram_0uf1.tdf
Line: 35
Warning (287013): Variable or input pin "rden_a" is defined but never used. File: /
home/u59497/acc-op/hw/synth/build/tmp-clearbox/afu_default/50895/altsyncram_elf1.tdf
Line: 35
Warning (287013): Variable or input pin "rden_a" is defined but never used. File: /
home/u59497/acc-op/hw/synth/build/tmp-clearbox/afu_default/50895/altsyncram_aof1.tdf
Line: 35
Warning (287013): Variable or input pin "rden_a" is defined but never used. File: /
home/u59497/acc-op/hw/synth/build/tmp-clearbox/afu_default/50895/altsyncram_grf1.tdf
Line: 35
Warning (287013): Variable or input pin "rden_a" is defined but never used. File: /
home/u59497/acc-op/hw/synth/build/tmp-clearbox/afu_default/50895/altsyncram_eof1.tdf
Line: 35
Info: Found 231 design entities
Info: There are 368 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:02
Warning (14284): Synthesized away the following node(s):
  Warning (14285): Synthesized away the following RAM node(s):
    Warning (14320): Synthesized away node "fpga_top|inst_green_bs|
platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|
auto_generated|q_b[0]" File: /home/u59497/acc-op/hw/synth/build/tmp-clearbox/
afu_default/50895/altsyncram_aof1.tdf Line: 39
    Warning (14320): Synthesized away node "fpga_top|inst_green_bs|
platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|
auto_generated|q_b[1]" File: /home/u59497/acc-op/hw/synth/build/tmp-clearbox/
afu_default/50895/altsyncram_aof1.tdf Line: 69
    Warning (14320): Synthesized away node "fpga_top|inst_green_bs|
platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|
auto_generated|q_b[2]" File: /home/u59497/acc-op/hw/synth/build/tmp-clearbox/
afu_default/50895/altsyncram_aof1.tdf Line: 99
    Warning (14320): Synthesized away node "fpga_top|inst_green_bs|
platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|
auto_generated|q_b[3]" File: /home/u59497/acc-op/hw/synth/build/tmp-clearbox/
afu_default/50895/altsyncram_aof1.tdf Line: 129
    Warning (14320): Synthesized away node "fpga_top|inst_green_bs|
platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|

```



```

auto_generated|q_b[4]" File: /home/u59497/acc-op/hw/synth/build/tmp-clearbox/
afu_default/50895/altsyncram_aof1.tdf Line: 159
Warning (14320): Synthesized away node "fpga_top|inst_green_bs|
platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|
auto_generated|q_b[5]" File: /home/u59497/acc-op/hw/synth/build/tmp-clearbox/
afu_default/50895/altsyncram_aof1.tdf Line: 189
Warning (14320): Synthesized away node "fpga_top|inst_green_bs|
platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|
auto_generated|q_b[6]" File: /home/u59497/acc-op/hw/synth/build/tmp-clearbox/
afu_default/50895/altsyncram_aof1.tdf Line: 219
Warning (14320): Synthesized away node "fpga_top|inst_green_bs|
platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|
auto_generated|q_b[7]" File: /home/u59497/acc-op/hw/synth/build/tmp-clearbox/
afu_default/50895/altsyncram_aof1.tdf Line: 249
Warning (14320): Synthesized away node "fpga_top|inst_green_bs|
platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|
auto_generated|q_b[8]" File: /home/u59497/acc-op/hw/synth/build/tmp-clearbox/
afu_default/50895/altsyncram_aof1.tdf Line: 279
Warning (14320): Synthesized away node "fpga_top|inst_green_bs|
platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|
auto_generated|q_b[9]" File: /home/u59497/acc-op/hw/synth/build/tmp-clearbox/
afu_default/50895/altsyncram_aof1.tdf Line: 309
Warning (14320): Synthesized away node "fpga_top|inst_green_bs|
platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|
auto_generated|q_b[10]" File: /home/u59497/acc-op/hw/synth/build/tmp-clearbox/
afu_default/50895/altsyncram_aof1.tdf Line: 339
Warning (14320): Synthesized away node "fpga_top|inst_green_bs|
platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|
auto_generated|q_b[11]" File: /home/u59497/acc-op/hw/synth/build/tmp-clearbox/
afu_default/50895/altsyncram_aof1.tdf Line: 369
Warning (14320): Synthesized away node "fpga_top|inst_green_bs|
platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|
auto_generated|q_b[12]" File: /home/u59497/acc-op/hw/synth/build/tmp-clearbox/
afu_default/50895/altsyncram_aof1.tdf Line: 399
Warning (14320): Synthesized away node "fpga_top|inst_green_bs|
platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|
auto_generated|q_b[13]" File: /home/u59497/acc-op/hw/synth/build/tmp-clearbox/
afu_default/50895/altsyncram_aof1.tdf Line: 429
Warning (14320): Synthesized away node "fpga_top|inst_green_bs|
platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|
auto_generated|q_b[14]" File: /home/u59497/acc-op/hw/synth/build/tmp-clearbox/
afu_default/50895/altsyncram_aof1.tdf Line: 459
Warning (14320): Synthesized away node "fpga_top|inst_green_bs|
platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|wr_heap|mem|ram|data|
auto_generated|q_b[15]" File: /home/u59497/acc-op/hw/synth/build/tmp-clearbox/
afu_default/50895/altsyncram_aof1.tdf Line: 489
Warning (14320): Synthesized away node "fpga_top|inst_green_bs|
platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|
genMeta.memMeta|ram|data|auto_generated|q_b[9]" File: /home/u59497/acc-op/hw/synth/
build/tmp-clearbox/afu_default/50895/altsyncram_eof1.tdf Line: 309
Warning (14320): Synthesized away node "fpga_top|inst_green_bs|
platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|
genMeta.memMeta|ram|data|auto_generated|q_b[10]" File: /home/u59497/acc-op/hw/synth/
build/tmp-clearbox/afu_default/50895/altsyncram_eof1.tdf Line: 339
Warning (14320): Synthesized away node "fpga_top|inst_green_bs|
platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|
genMeta.memMeta|ram|data|auto_generated|q_b[11]" File: /home/u59497/acc-op/hw/synth/
build/tmp-clearbox/afu_default/50895/altsyncram_eof1.tdf Line: 369
Critical Warning (20580): Imported Partition 'green_region' has type
'PARTIAL_RECONFIGURATION_PARTITION' but it is not specified in the current project.
Info: found pre-synthesis snapshots for 3 partition(s)
Info: Synthesizing partition "root_partition"
Info: Successfully synthesized partition
Info: Synthesizing partition "root_partition_2cedade0"

```

Info: Successfully synthesized partition  
Info: Synthesizing partition "green\_region"