## Portland State University ECE571 – Intro to SystemVerilog Fall 2021

# AXI4 LITE VERIFICATION REPORT

Group 1
Pradeep Reddy M
Narendra Srinivas R
Naveen Manivannan

## **Table of Contents**

Introduction	3
Block Diagram	4
Handshake Protocol	5
Write Transaction	6
Read Transaction	7
Signals Used	8
States of the Design	10
Unit level testing and testcases	14
Assertions used	15
Bugs detected	17
Coverage report	18
Lessons learned	19
Next steps	20
Work split-up	21


#### **Introduction:-**

The AMBA AXI-Lite protocol is the traditional version and subset of AXI( Advance eXtensible Interface used for communication with simpler control register style interfaces within components. It can have multiple masters and slaves which are synchronous has high performance and frequency. It is mainly used for on-chip communication.

In our project we are using a single master and slave environment which communicates using five channels to ensure there are successful transactions(Read and Writes) between the master and slave. We need to make sure that the Reads and writes of this master slave system is working as expected. The five channels being used here are Write Address Channel, Write Data Channel, Write Response Channel, Read Address Channel, Read Data Channel.

Each channel has its own VALID/READY and uses the same for handshake, in order to transfer control and data information Each channel uses specific signals which are listed in the upcoming slides. The functionalities, description and direction of the signals in each channel and who drives the signal is listed in upcoming tables. We have also listed the Testcases using which we intend to find the bugs in the Design.

#### **Block Diagram:-**



- Master slave communicates using the following slides.
- Uses unidirectional communication.
- Master is a processor and slave is a memory system.
- Master and slave can be designed using two FSMs each.

#### **Five Channels and their description:**

Write Address Channel: Write Address channels carry the control information of the data to be transferred by the master into the slave memory.

Write Data Channel: Write Data channel involves writing the data from master to slave

Write Response Channel: Slave asserts the valid signal once the write completes that was initiated by the master.

**Read Address Channel:** Read Address channels carry the control information of the data to be transferred between the master and the slave.

**Read Data Channel:** Read Data channel involves reading the data at a specified address from slave memory by master.


#### **Handshake protocol description**:

In AXI4 Lite protocol, each channel has its own VALID/READY and uses the same for handshake, in order to transfer control and data information. When the data or control information is available, the source asserts the VALID signal to indicate. The destination asserts the READY signal to indicate that it is available to accept the data or control information. The transfer happens only if both the VALID and READY signals are ASSERTED. Source sends the next DATA or de-asserts VALID. Destination de-asserts READY if it is no longer able to accept DATA.

#### **Write Transaction:-**

- 1. Master gets the address available on Write Address Channel and gets the data available on Write Data channel, then indicates address and data are valid by asserting AWVALID and WVALID respectively. Master also asserts BREADY to indicate its ready to receive response from the slave.
- 2. Slave will assert AWREADY and WREADY in response on Write Address Channel and Write data Channel respectively.
- 3. READY signals on both Write Address and Data channel handshake happens and then the READY signals can be deasserted.
- 4. Slave will then assert BVALID to indicate a valid response on the Write Response Channel and on the clock transaction is considered done.


The write transaction can be depicted using below figure.



#### **Read Transaction:-**

- 1. Master gets the address available on Read Address Channel as well as assert ARVALID to indicate that address is valid, and then assert RREADY to indicate master is ready to accept data from slave.
- 2. After the slave indicates its ready to accept address, the handshake process begins and the slave will place data on the Read Address Channel and assert RVALID to indicate data is valid.
- 3. Since both RREADY and RVALID is asserted the transaction is consdeired to be completed in next cycle and both the signals will be deasserted further.

The read transaction can be depicted using below figure.




## Signals used:-

NO	SIGNAL NAME	DESCRIPTION	DIRECTION	CHANNEL
				ALL
1	ARESETN	ESETN SYSTEM RESET (ACTIVE LOW) NONE		CHANNEL
				ALL
2	ACLK	SYSTEM CLOCK	NONE	CHANNEL
				WRITE
		WRITE ADDRESS VALID, ADDRESS TO		ADDRESS
3	AWADDR	BEWRITTEN INTO	NONE	CHANNEL
				WRITE
		WRITE ADDRESS VALID, SETS HIGH IF	MASTER	ADDRESS
4	AWVALID	ADDRESS IS VALID	$\rightarrow$	CHANNEL
			SLAVE	
			_	WRITE
		WRITE ADDRESS READY, WHEN SLAVE		ADDRESS
5	AWREADY	ISREADY TO ACCEPT	MASTER	CHANNEL
				WRITE
				DATA
6	WDATA	,	NONE	CHANNEL
		INTO		WDITE
			MASTER	WRITE DATA
7	WVALID	WRITE VALID, SETS HIGH IF DATA IS	MASTER →SLAVE	CHANNEL
<b>'</b>	WVALID	VALID	JOLAVE	CHANNEL
				WRITE
		WRITE READY, WHEN SLAVE IS READY	SLAVE →	DATA
8	WREADY	TOACCEPT	MASTER	CHANNEL
				WRITE
		WRITE RESPONSE VALID, SLAVE	SLAVE →	RESPONSE
9	BVALID	GENERATES WHEN WRITE RESPONSE	MASTER	CHANNEL
		ON BUS VALID		
				WRITE
1.0	DDD 1 5 5 5	READ ADDRESS READY, WHEN	MASTER	RESPONSE
10	BREADY	MASTER CANACCEPT WRITE RESPONSE	→SLAVE	CHANNEL
				READ
1 1	1 D 1 D D D	DEAD ADDRESS ADDRESS TO DESCRIP	NONE	ADDRESS
11	ARADDR	READ ADDRESS, ADDRESS TO BE READ	NONE	CHANNEL
				READ
1.0	101111	READ ADDRESS VALID, SETS HIGH IF	MASTER	ADDRESS
12	ARVALID	READADDRESS AND CONTROL SIGNALS		CHANNEL
		ARE VALID	SLAVE	

		READ ADDRESS READY, WHEN SLAVE		READ
		ISREADY TO ACCEPT READ ADDRESS	SLAVE →	ADDRESS
13	ARREADY	ANDCONTROL SIGNAL	MASTER	CHANNEL
				READ DATA
				CHANNEL
14	RDATA	READ DATA, DATA TO BE READ	NONE	
				READ DATA
		READ VALID, SETS HIGH IF READ DATA	SLAVE →	CHANNEL
15	RVALID	ISVALID	MASTER	
				READ DATA
		READ READY, WHEN MASTER CAN	MASTER→	CHANNEL
16	RREADY	ACCEPTREAD DATA	SLAVE	
	rd_en	READ ENABLE, SETS HIGH TO ACCESS		CONTROL
17		ALLREAD CHANNEL	NONE	SIGNAL
	wr_en	WRITE ENABLE, SETS HIGH TO		CONTROL
18		ACCESS ALLWRITE CHANNEL	NONE	SIGNAL


### **States of the design:-**

## FSM for slave read operation:-




STATE	SIGNAL/S	NEXT STATE
IDLE	!(ARVALID && RREADY)	IDLE
IDLE	ARVALID && RREADY	ADDR
ADDR	[Assert] ARREADY	DATA
DATA	[Deassert] ARREADY, [Assert] RVALID, !RREADY	DATA
DATA	RREADY	RESP
RESP	[Deassert] RVALID	IDLE

#### FSM for Slave write operation:-




STATE	SIGNAL/S	NEXT STATE
IDLE	!(AWVALID && WREADY)	IDLE
IDLE	AWVALID && WVALID	ADDR
ADDR	[Assert] AWREADY, [Assert] WREADY	DATA
DATA	[Deassert] (AWREADY && WREADY), [Assert] BVALID, !BREADY	DATA
DATA	BREADY	RESP
RESP	[Deassert] BVALID	IDLE

#### FSM for Master read:-



STATE	SIGNAL/S	NEXT STATE
IDLE	Read_Enable && ARADDR	IDLE
IDLE	Read_Enable && !(ARADDR)	ADDR
ADDR	[Assert] (ARVALID, RREADY), !ARREADY	ADDR
ADDR	ARREADY	DATA
DATA	[Deassert] (ARVALID), !RVALID	DATA
DATA	RVALID	RESP
RESP	[Deassert] RREADY	IDLE

#### FM for master Write:-



STATE	SIGNAL/S	NEXT STATE
IDLE	Write_Enable && AWADDR && WDATA	IDLE
IDLE	Write_Enable && !(AWADDR && WDATA)	ADDR
ADDR	[Assert] (AWVALID, WVALID, BREADY), !WREADY	ADDR
ADDR	WREADY	DATA
DATA	[Deassert] (AWVALID, WVALID), !BVALID	DATA
DATA	BVALID	RESP
RESP	[Deassert] BREADY	IDLE

#### **Unit Level Testing and Test cases:-**

We will be testing the 5 channels of AXI4-LITE namely Write Address channel, Write Data channel, Write Response channel, Read Address channel, Read Data channel. We will be writing directed test cases to cover the functionality of each unit by simulating the behavior of these channels using assertions and checkers.

#### **Global Test cases:-**

When ARESETN is low, all handshake signals should be low.
Testing the address and data bus for 32 bit width.
Check validity of ACLK before applying stimulus.

#### **General test cases:**

- To test if the design is working as expected.
- Write to a location
- Read from a location
- Read and write to a location which is not in memory.

The names and additional tests are clearly mentioned in the below table.

<b>Test Case Name</b>	Description
Test_WR_Location	Write to a given location in the memory
Test_RD_Location	Read from a given location in the memory
Test_WR_Last	Write to the last location in the memory
Test_RD_Last	Read from the last location in the memory
Test_WR_Outofrange	Write to the location not in memory
Test_RD_Outofrange	Read from a location not in memory
Test_WR_RD	Write and then read that from the same location
	to make sure that the data is written correctly
Test_RD_WR	Read and then write that location in the
	memory
Test_WR_Successive	Multiple writes to the memory to check for any
	issues in the system
Test_RD_Successive	Multiple reads to the memory to check for any
	issues in the system

## **Assertions Used:**

Various assertions are written and deployed in each channel to verify the AXI-4 lite design and identify bugs.

The names of the assertions and their description is given below.

<b>Assertion Name</b>	Description	Channel
AWADDR_STABLE_a	AWADDR remains stable when AWVALID is asserted and	Write address channel
	AWREADY is LOW	
AWVALID_STABLE_a	When AWVALID is asserted,	Write address channel
	then it remains asserted until AWREADY is HIGH	
AWADDR_xcheck_a	A value of X on AWADDR is	Write address channel
	not permitted when AWVALID is HIGH	
WDATA_stable_a	WDATA remains stable when WVALID is asserted and	Write Data Channel
	WREADY is LOW	
WVALID_stable_a	When WVALID is asserted,	Write Data Channel
	then it must remain asserted	
	until WREADY is HIGH	
WDATA_xcheck_a	A value of X on WDATA valid	Write Data Channel
	byte lanes is not permitted when WVALID is HIGH	
ARADDR_stable_a	ARADDR remains stable when	Read Address Channel
	ARVALID is asserted and	
	ARREADY is LOW	
ARVALID_stable_a	When ARVALID is asserted,	Read Address Channel
	then it remains asserted until	
	ARREADY is HIGH	
ARADDR_xcheck_a	A value of X on ARADDR is	Read Address Channel
	not permitted when ARVALID is HIGH	
RDATA_stable_a	RDATA remains stable when	Read Data Channel
KDATA_Stautc_a	RVALID is asserted, and	Reau Data Chamilei
	RREADY is LOW	

RVALID_stable_a	When RVALID is asserted, then	Read Data Channel
	it must remain asserted until	
	RREADY is HIGH	
RDATA_xcheck_a	A value of X on RDATA is not	Read Data Channel
	permitted when RVALID is	
	HIGH	

#### Bugs detected using test cases and assertions in the broken code:-

#### **ASSERTION ERRORS FOUND:**

RDATA\_xcheck\_a:- The RDATA contains x values when RVALID was high.

AWADDR\_stable\_a :- AWADDR was not stable, when AWVALID was asserted and AWREADY was low


WDATA\_stable\_a:- WDATA was not stable, when WVALID was asserted and WREADY was low.

#### **DATA ERRORS FOUND:**

The Data fetched was not matched with expected data(TBMEM). The data was left shifted by 1 bit.

#### **Coverage report from QuestaSim:-**


#### **ASSERTION COVERAGE:-**



#### **TOTAL COVERAGE:-**

▼ Instance	Design unit	Design unit type	Total coverage	Assertions count	Assertions hit	Assertions missed	Assertion %	Assertion graph
📕 /top/duv/asser	Assertions	Module	76.92%		10	3	76.92%	

#### **ASSERTIONS HIT:-**



#### **Lessons learned:**

- Writing directed test cases and complete testcases
- Writing assertions
- Using Randomization to generate input.
- Using constraints to control the randomization.
- Creating a testbench environment with scoreboard, monitor, Transaction, Mailbox, Driver and others(although we weren't able to complete this approach it was quite informative for all our team members).

#### Next steps:-

- If provided with extra time we would write test case for each and every scenario.
- We would have implemented a better testbench environment using Mailbox, Monitor, Scoreboard, Transactions using Oops and class hierarchy.
- We would have included more assertion to check the behavior of all the control signals.

## Work Split-up:-

Responsibilities	Members
Environment Setup and Makefile	Pradeep,Srinivas,Nave
	en
Simulation	Pradeep, Srinivas
Unit level testing for Write	Srinivas, Naveen
Address, Write data Channel	·
Unit level testing for Read	Pradeep,Srinivas
Address,Read dataChannel	
Unit level testing for Write Response	Naveen, Pradeep
Channel and Global Coverage	