

# Mask-Design for the Fabrication of Memristive $\text{BiFeO}_3$ Crossbar Arrays

Budi Mulyanto

**Abstract**—In this work, a layout of a crossbar design has been proposed. This layout is tailored for characterization purpose of resistive switching behaviour of  $\text{BiFeO}_3$  (BFO) memristors formed in a crossbar structure. The ideal crossbar structure should have a footprint of  $4F^2$  with  $F$  is the allowed minimum structure width at the technology at which the crossbar is implemented. Topic like the optical-mechanical pattern generator and issues on the fabricated bottom electrodes are discussed.

**Index Terms**—Resistive Switching, Memristor,  $\text{BiFeO}_3$  (BFO), Crossbar, Nanowire Resistance.

## I. INTRODUCTION

MOORE's Law has been a guidance in the development of microelectronics industries for more than 50 years. Through the development of this field, there has been some challenges that could have ended the Moore's Law e.g. conventional scaling, power wall, and the limitation of von Neumann architecture. The technical challenges which might eventually increase the production cost can negatively affect the self-fulfilling virtuous circle which reflects the innovation and development in this industry. For these, several device alternatives and computing architecture have been proposed. One of them is memristor and architectures which utilizing crossbar structures.

Memristor was predicted theoretically the first time in 1971 as the missing element that links charge and flux [1]. The very first paper described also the unique circuit behaviors that are impossible to be produced by RLC circuit [1]. 37 years after the prediction, the passive two-terminal memristor device was discovered [2]. Since this discovery, the research have been done from the fundamental physics of the memristive materials [3] to circuit and system level [4] [5], including many of the potential applications [6] [7] [8] [9]. The device can be utilized as a single device [10] [11] in a circuit or in the form of array that is called memristor crossbar array [12].

The memristive material that has been under investigation is  $\text{BiFeO}_3$  (BFO). Until now, it is utilized only as a single device. [10]. The purpose of this work is to check how it will work in a crossbar array, i.e. with patterned top and bottom electrodes.

The work has to proposed mask layout with varied crossbar array, i.e. different geometrical parameters and different number of bit-line and word-line. The design also have to be optimized for  $1 \times 1 \text{ cm}^2$  cell on 6" wafer.

The rest of this report is structured as follows. In Section II, The basic theories and knowledges which are related and helpful to understand the resistive switching in BFO is explained. Section III gives some information about




Fig. 1. wafer\_28\_S\_5: (a) IV curve (b) Log(I)-V curve. The circles describing the sample naming convention used in this work is a courtesy of A. Aleisa/D.Bürger.

optical mechanical pattern generator. Section IV discusses some problems of fabrication result of the bottom electrodes. The work is ended by a summary.

## II. RESISTIVE SWITCHING IN BFO

The switching mechanism in BFO memristors is shortly discussed here. The plot of IV characteristics and all derivatives are taken from one samples: wafer\_28\_S\_5\_2\_20\_30mm (wafer\_28\_S\_5). Figure 1 show the IV curve of wafer\_28\_S\_5.

The mechanism of the resistive switching behavior can be understood easier if we keep the understanding of Schottky contact in mind. When BFO makes contact with the top electrodes made of Au, the electrons from the BFO will move to Au layer to make the Fermi level flat. This will produce ionized area under the Schottky contact in the BFO layer. On the other side, the bottom interface is Ohmic type. The detail mechanism of the switching is discussed in [13]. The proposed mechanism is the electron trapping/detrapping mechanism which explain how the space charge region shifts due to the reduction(oxidation) process on  $\text{Fe}^{3+}(\text{Fe}^{2+})$  ions.

Another possible switching mechanism based on the OV (Oxygen Vacancy) movement during writing bias was suggested in [14]. This mechanism suggests that the migration of OV changes the barrier height and contact type of the bottom interface [14]. The non-volatility is caused by the trapped mobile ion among immobile  $\text{Ti}^{4+}$  donors [14]. Figure 2 describes this mechanism. In forward bias, the OV is pushed toward the bottom interface leaving the top interface with higher barrier height. Due to the increase of the donor

concentration around the bottom interface, the potential barrier at the bottom contact decreases. The device is in LRS now. After losing the bias, the OV will stay put because they are trapped by the potential from the  $\text{Ti}^{4+}$  ions and only the electric field from the writing voltage is strong enough to move these OVs. During the reverse bias, the OVs will drift closer to the top electrode lowering the barrier height of the top interface. The top and bottom interface will act like two rectifying diode with BFO layer as their cathode. The barrier height of the top contact is higher than the one at the bottom.




Fig. 2. Switching mechanism of the BFO memristor. Reprinted with permission from (ACS Appl. Mater. Interfaces 2014, 6, 22, 19758-19765). Copyright (2014) American Chemical Society. [14]

The memristor in Au/BFO/Pt/Ti/SiO<sub>2</sub>/Si structure has following characteristics: self-select [15], eightwise [13], asymmetric (rectifying) [13] [15], bipolar [13], nonlinear *IV* characteristic [13], nonvolatile [13] [14], multilevel resistive switching possible [15] [14].

### III. CROSSBAR LAYOUT AND OPTICAL MECHANICAL PATTERN GENERATOR

Figure 3 shows the layout of 3 x 3 crossbar. The layout of crossbars with other sizes (e.g., 1 x 1, 6 x 6, 10 x 10) have also been made with the LayoutEditor. All of these crossbar are planned to be patterned on a single wafer. A macro has been written to generate the layouts so some parameters (e.g., track distance and width, pad size, etc.) of the layout can be easily changed. This layouts are later translated into a pattern generator file by the optical mechanical pattern generator.




Fig. 3. The layout of 3 x 3 Crossbar.

The optical mechanical pattern generator transfers the layout by exposing the photoresist on the blank reticle repetitively with the light source which have been shaped into a smaller structure like rectangular. This repetition makes the final result consists of many smaller patches. Figure 4b shows an example of a pattern generator file. It can be seen how it build a larger pattern from many small patterns if it is not possible to form such large pattern from single large block.




Fig. 4. (a) Layout of top electrode of 3 x 3 crossbar made using LayoutEditor. (b) Part of pattern generator file for (a) received from Nanostructuring Department of Fraunhofer ENAS. The pattern generator file is a courtesy of M. Pleuel/J. Wienandt. [16]

### IV. PATTERN GENERATION FOR THE MASK AND FABRICATED BOTTOM ELECTRODE

The process for the final mask fabrication was done involving persons in charge both from the mask fabrication and process technology. The pattern generation file need to be checked for the last confirmation before mask fabrication. For this, a macro was made to detect and locate unwanted artifacts on the pattern generator file.

For the layouts designed in this work, the fabricated bottom electrode have been received. Wafer 01 and wafer 20 have considerably good result, while wafer 02 and wafer 19 have some problems. Figure 5 shows the fabricated bottom electrodes (BE) of the crossbar (XB) of 3 x 3. Actually, wafer 01 also has an issue which is an unwanted artifact, even though the structure of interest looks good. From those pictures, it might be a little bit difficult to see the bad structure edges on the wafer 02 and wafer 19. Dark field microscopy makes this edge detection easy by utilizing the optical path length difference between structures with different height. The result of this techniques can be seen in Figure 6. Dark field images give high contrast images which are beneficial during topography analysis. As mentioned before, the fabricated bottom electrodes from wafer 01 has one small artifact which shown in 6a. It might be dust or other small residue. For this instance, it still can be seen easily but still dark field microscopy can make it easier to detect level differences as shown in 6b. For the case of bad edge like in Figure 6c, it is much more difficult to gauge the patterning quality if we depend only on bright field image (not shown). This is when dark field technique is really helpful. Figure 6d shows an example of a good patterning result seen by dark field technique.

In addition to two issue above, there is another one which are experienced by all four wafers. The problem is the metal tracks are over etched laterally. The metal tracks are designed to have 20  $\mu\text{m}$  width and 20  $\mu\text{m}$  distance between tracks while the patterning result shows the width is 16.76  $\mu\text{m}$ . This is shown in Figure 7. Simple calculation can show that the underetch is about 1.77  $\mu\text{m}$ . This value is too large considering the total thickness is only 180 nm (Ti: 30 nm, Pt: 150 nm). So it is less probable to be the cause of this issue. Two other potential reason are (1) the resist was not cured and developed properly and (2) the mask has wrong dimensions, considering it happens in all four wafers. Usually, there is one step that




Fig. 5. The fabricated bottom electrodes from wafer (a) 1, (b) 2, (c) 19, (d) 20, respectively. It might be a little bit difficult to see the bad structure edges on wafer 02 and wafer 19. In case of printing problem, the scale bar shown in each picture is 500  $\mu\text{m}$ .




Fig. 6. (a) The fabricated bottom electrodes from wafer 01 which shows one small artifact. (b) The dark field image of (a) shows more contrast to detect the artifact. (c) Wafer 02 shows bad structure edge which detected in its dark field image. Wafer 20 have shows good patterning result of the bottom electrode. Its dark field image is shown in (d).

bridges between layout making and mask fabrication. Depend on the technology and maybe working flow, this step might deal with ensuring the pattern on the wafer to resemblance the layout as much as possible, i.e., by implementing optical proximity correction (OPC) and design for manufacturability (DFM) techniques to suppress variations. But for 40  $\mu\text{m}$  pitch, the issue of lacking of these DFM techniques seems less relevant. So, as long as the masks have correct dimensions, most probably they do, potential reason (2) is almost not possible to happen. This left us with potential reason number (1) but, still, without more information or effort, e.g., measuring the mask, measuring the patterned resist before and after etching, etc., the main reason for this problem is hard to be determined.

## V. SUMMARY

A design of crossbar layout has been suggested in this work in order to investigate the resistive switching behavior of the  $\text{BiFeO}_3$  (BFO) when it is assembled into a crossbar, i.e., with patterned top and bottom electrodes. The layout is parameterized so it can stand some design changes to a certain extent.

For the layouts designed in this work, the fabricated bottom electrodes have been received. The dark field microscopy




Fig. 7. The lateral over etched issue on wafer 20 and wafer 2. (a) The lateral over etched issue on wafer 20 around the crossbar track area. The length of all short and long scale bars are 16.76  $\mu\text{m}$  and 23.46  $\mu\text{m}$ . It can be seen that the (widest) track on the most left position is wider than the track on the most right while the width of the middle track is between those two values. The distance between tracks in the layout is 20  $\mu\text{m}$  while in the fabricated bottom electrode of 3 x 3 crossbar is 23.25  $\mu\text{m}$  and 23.40  $\mu\text{m}$ . (b) The lateral over etched issue on wafer 2 around the area between pads. The pad distance in the layout is 60  $\mu\text{m}$  while in the fabricated bottom electrode is 64.69  $\mu\text{m}$ . On both (a) and (b), (1) the full bottom electrode pictures and red circles are used just to help us get the bigger picture of the area of interest e.g., pad distance area and track distance area, not necessarily give us the information about the exact location of the problem shown like in the enlarged versions of the pictures. So, the information on the enlarged pictures on the right does not necessarily originated from the instances of the bottom electrodes shown in the full bottom electrode pictures on the left. (2) The original scale bars are the ones which length of 16.76  $\mu\text{m}$ , 50  $\mu\text{m}$ , and 500  $\mu\text{m}$ . The other scale bars and length information are obtained through scaling.

is used for topography analysis in addition to bright field technique. Wafer 01 and wafer 20 have considerably good result, while wafer 02 and wafer 19 have some problems. In addition of bad structure edges on wafer 02 and wafer 19, all wafers experience over etch-like problem laterally.

Underetch is probably not the reason for this issue because the underetch value (1.77  $\mu\text{m}$ ) is too large for the films thickness of 180 nm in total. Two other potential reason are (1) the resist was not cured and developed properly and (2) the mask has wrong dimensions, considering it happens in all four wafers. However, without more information or effort, e.g., etching selectivity information, measuring the mask, measuring the patterned resist before and after etching, etc., the main reason for this problem is hard to be determined.

## REFERENCES

- [1] L. Chua, "Memristor-the missing circuit element," *IEEE Transactions on Circuit Theory*, vol. 18, no. 5, pp. 507–519, 1971. [Online]. Available: <https://doi.org/10.1109/tct.1971.1083337>
- [2] D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," *Nature*, vol. 453, no. 7191, pp. 80–83, may 2008. [Online]. Available: <https://doi.org/10.1038/nature06932>
- [3] S.-H. Lim, M. Murakami, J. H. Yang, S.-Y. Young, J. Hattrick-Simpers, M. Wuttig, L. G. Salamanca-Riba, and I. Takeuchi, "Enhanced dielectric properties in single crystal-like  $\text{BiFeO}_3$  thin films grown by flux-mediated epitaxy," *Applied Physics Letters*, vol. 92, no. 1, p. 012918, 2008. [Online]. Available: <https://doi.org/10.1063/1.2831665>

- [4] M. A. Zidan, H. A. H. Fahmy, M. M. Hussain, and K. N. Salama, "Memristor-based memory: The sneak paths problem and solutions," *Microelectronics Journal*, vol. 44, no. 2, pp. 176–183, feb 2013. [Online]. Available: <https://doi.org/10.1016/j.mejo.2012.10.001>
- [5] A. Chen, "Comprehensive methodology for the design and assessment of crossbar memory array with nonlinear and asymmetric selector devices," in *2013 IEEE International Electron Devices Meeting*. IEEE, dec 2013. [Online]. Available: <https://doi.org/10.1109/iedm.2013.6724723>
- [6] C. Yakopcic, R. Hasan, T. M. Taha, and D. Palmer, "SPICE analysis of dense memristor crossbars for low power neuromorphic processor designs," in *2015 National Aerospace and Electronics Conference (NAECON)*. IEEE, jun 2015. [Online]. Available: <https://doi.org/10.1109/naecon.2015.7443088>
- [7] H. Abbas, Y. Abbas, S. N. Truong, K.-S. Min, M. R. Park, J. Cho, T.-S. Yoon, and C. J. Kang, "A memristor crossbar array of titanium oxide for non-volatile memory and neuromorphic applications," *Semiconductor Science and Technology*, vol. 32, no. 6, p. 065014, may 2017. [Online]. Available: <https://doi.org/10.1088/1361-6641/aa6a3a>
- [8] M. Hu, C. E. Graves, C. Li, Y. Li, N. Ge, E. Montgomery, N. Davila, H. Jiang, R. S. Williams, J. J. Yang, Q. Xia, and J. P. Strachan, "Memristor-based analog computation and neural network classification with a dot product engine," *Advanced Materials*, vol. 30, no. 9, p. 1705914, jan 2018. [Online]. Available: <https://doi.org/10.1002/adma.201705914>
- [9] H. D. Nguyen, J. Yu, L. Xie, M. Taouil, S. Hamdioui, and D. Fey, "Memristive devices for computing: Beyond CMOS and beyond von neumann," in *2017 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)*. IEEE, oct 2017. [Online]. Available: <https://doi.org/10.1109/vlsi-soc.2017.8203479>
- [10] N. Du, N. Manjunath, Y. Shuai, D. Bürger, I. Skorupa, R. Schüffny, C. Mayr, D. N. Basov, M. D. Ventra, O. G. Schmidt, and H. Schmidt, "Novel implementation of memristive systems for data encryption and obfuscation," *Journal of Applied Physics*, vol. 115, no. 12, p. 124501, mar 2014. [Online]. Available: <https://doi.org/10.1063/1.4869262>
- [11] A. Rezaei, Y. Shen, S. Kong, J. Gu, and H. Zhou, "Cyclic locking and memristor-based obfuscation against CycSAT and inside foundry attacks," in *2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)*. IEEE, mar 2018. [Online]. Available: <https://doi.org/10.23919/date.2018.8341984>
- [12] H. D. Lee, S. G. Kim, K. Cho, H. Hwang, H. Choi, J. Lee, S. H. Lee, H. J. Lee, J. Suh, S.-O. Chung, Y. S. Kim, K. S. Kim, W. S. Nam, J. T. Cheong, J. T. Kim, S. Chae, E.-R. Hwang, S. N. Park, Y. S. Sohn, C. G. Lee, H. S. Shin, K. J. Lee, K. Hong, H. G. Jeong, K. M. Rho, Y. K. Kim, S. Chung, J. Nickel, J. J. Yang, H. S. Cho, F. Perner, R. S. Williams, J. H. Lee, S. K. Park, and S.-J. Hong, "Integration of 4F2 selector-less crossbar array 2Mb ReRAM based on transition metal oxides for high density memory applications," in *2012 Symposium on VLSI Technology (VLSIT)*. IEEE, jun 2012. [Online]. Available: <https://doi.org/10.1109/vlsit.2012.6242506>
- [13] Y. Shuai, S. Zhou, D. Bürger, M. Helm, and H. Schmidt, "Nonvolatile bipolar resistive switching in Au/BiFeO<sub>3</sub>/Pt," *Journal of Applied Physics*, vol. 109, no. 12, p. 124117, jun 2011. [Online]. Available: <https://doi.org/10.1063/1.3601113>
- [14] T. You, N. Du, S. Slesazeck, T. Mikolajick, G. Li, D. Bürger, I. Skorupa, H. Stöcker, B. Abendroth, A. Beyer, K. Volz, O. G. Schmidt, and H. Schmidt, "Bipolar electric-field enhanced trapping and detrapping of mobile donors in BiFeO<sub>3</sub> memristors," *ACS Applied Materials & Interfaces*, vol. 6, no. 22, pp. 19758–19765, nov 2014. [Online]. Available: <https://doi.org/10.1021/am504871g>
- [15] Y. Shuai, X. Ou, W. Luo, A. Mücklich, D. Bürger, S. Zhou, C. Wu, Y. Chen, W. Zhang, M. Helm, T. Mikolajick, O. G. Schmidt, and H. Schmidt, "Key concepts behind forming-free resistive switching incorporated with rectifying transport properties," *Scientific Reports*, vol. 3, no. 1, p. 2208, jul 2013. [Online]. Available: <https://doi.org/10.1038/srep02208>
- [16] M. Pleul and J. Wienandt, "Bfo1-au1.gds," email, Nanostructuring Department of Fraunhofer ENAS, 2018, format:gds.