# **BLG 322E – Computer Architecture**

# **Assignment 4**

# 1) Truth Tables

### a. BR output of bus arbiter

BR <sub>1</sub>	BR <sub>2</sub>	BR₃	BR <sub>4</sub>	BR <sub>arbiter</sub>	
0	X	X	Χ	0	
Х	0	X	Χ	0	
Х	Х	0	Χ	0	
Х	X	X	0	0	
1	1	1	1	1	

# b. BG outputs of bus arbiter


<b>BG</b> arbiter	BR <sub>1</sub>	BR <sub>2</sub>	BR <sub>3</sub>	BR <sub>4</sub>	BG₁	BG₂	BG₃	BG <sub>4</sub>
1	Χ	Χ	Χ	Χ	1	1	1	1
0	0	X	Χ	X	0	1	1	1
0	1	0	Χ	Χ	1	0	1	1
0	1	1	0	X	1	1	0	1
0	1	1	1	0	1	1	1	0
0	1	1	1	1	1	1	1	1

### 2) Logical Expressions

- $BR_{arbiter} = BR_1 .BR_2 .BR_3 .BR_4$
- $BG_1 = BG_{arbiter} + BR_1$
- $BG_2 = BG_{arbiter} + BR_1' + BR_2$
- $BG_3 = BG_{arbiter} + BR_1' + BR_2' + BR_3$
- $BG_4 = BG_{arbiter} + BR_1' + BR_2' + BR_3' + BR_4$

.


## 3) DMAC and CPU Operations



#### **Steps**

- CPU completes Instruction Fetch (IF) cycle and releases the bus. (Ons 40ns)
- DMAC<sub>1</sub> gets the bus and transfers its first word. It releases the bus because of its cycle-stealing mode. (40 ns 90 ns)
- DMAC<sub>2</sub> gets the bus and transfers all five words one after another since it works in **burst** mode. (90 ns 340 ns)
- DMAC<sub>1</sub> gets the bus and transfers its second word. It releases the bus because of its cycle-stealing mode. (340 ns 390 ns)
- DMAC<sub>3</sub> gets the bus and transfers its first word. It releases the bus because of its cycle-stealing mode. (390 ns 440 ns)
- DMAC<sub>1</sub> gets the bus and transfers its third word. It releases the bus because of its cycle-stealing mode. (440 ns 490 ns)
- DMAC<sub>3</sub> gets the bus and transfers its second word. It releases the bus because of its cycle-stealing mode. (490 ns 540 ns)
- DMAC<sub>1</sub> gets the bus and transfers its fourth word. It releases the bus because of its cycle-stealing mode. (540 ns 590 ns)
- DMAC<sub>3</sub> gets the bus and transfers its third word. It releases the bus because of its cycle-stealing mode. (590 ns 640 ns)
- DMAC<sub>1</sub> gets the bus and transfers its fifth word. This is the last word transfer of DMAC<sub>1</sub>. It releases the bus because word transfer operations are done. (640 ns 690 ns)
- DMAC<sub>3</sub> gets the bus and transfers its fourth word. It releases the bus because of its cycle-stealing mode. (690 ns 740 ns)
- DMAC<sub>4</sub> gets the bus and transfers its first word. It releases the bus because of its cycle-stealing mode. (740 ns 790 ns)
- DMAC<sub>3</sub> gets the bus and transfers its fifth word. This is the last word transfer of DMAC<sub>3</sub>. It releases the bus because word transfer operations are done. (790 ns 840 ns)
- DMAC<sub>4</sub> gets the bus and transfers its second word. It releases the bus because of its **cycle-stealing** mode. (840 ns 890 ns)
- CPU gets the bus and completes **Operand Fetch** (OF) cycle. It releases the bus. (890 ns 950 ns)
- DMAC<sub>4</sub> gets the bus and transfers its third word. Since **Execute** (EX) cycle doesn't require memory access, CPU handles this internal EX cycle at the same time with DMAC<sub>4</sub>'s third word transmission. DMAC<sub>4</sub> releases the bus because of its **cycle-stealing** mode. (EX: 950 ns 970 ns, DMAC<sub>4</sub>: 950 ns 1000 ns)
- CPU gets the bus and completes **Operand Write** (OW) cycle. OW is the last cycle of instruction cycles. **First instruction ends** at clock = 1040ns. (1000 ns 1040 ns)
- After the instruction cycles end, DMAC<sub>4</sub> gets the bus and transfers its last two words. (1040 ns 1140 ns)

#### 4) DMAC and CPU Operations



- i) DMAC<sub>2</sub> will complete transfer of the second word at clock = 340 ns. The operations performed until DMAC<sub>2</sub> transfers the second word are the same as third question. The only difference is DMAC's are **flow-through**. In flow-through type, data passes through the DMACs. DMACs have to access both I/O interface and the memory in order to transfer a word and that takes 50 ns + 50 ns = 100 ns time. So, the time DMAC<sub>2</sub> completes transfer of its second word can be calculated as below:
- $clock = 40 \text{ ns (IF)} + 100 \text{ ns (DMAC}_1, \text{ one word)} + 2 * 100 \text{ns (DMAC}_2, \text{ two words)} = 340 \text{ ns}$
- ii) CPU will complete the first instruction cycle at clock = 2160 ns. In question three, DMAC<sub>4</sub> was working in cycle-stealing mode but here it is working in **burst** mode. Once it gets the bus, it transfers all five words it has and then grants the bus to DMAC<sub>3</sub> to transfer its last word. CPU is obliged to finish the OF, EX and OW cycles **after all words are transferred**.
- clock = 4 (all DMACs) \* 5 (all words) \* (100 ns) + (40 ns + 60 ns + 20 ns + 40 ns) (one instruction) = 2160 ns