LogLibrary

E. Chester

November 1, 2024

1 Introduction

1.1 Purpose

The LogLibrary is a git repository containing bibtex information about publications concerned with the Logarithmic Number System. There are not yet meaningful divisions, but it hopefully includes references spanning:

- hardware developments;

- LNS and pertinent theory;

- applications and analysis.

This document is a PDF snapshot of each citation as of the date at the top. It principally serves to help check for errors, especially with character encodings, accents in author names, and similar.

1.2 Access

The repository can be found here: [link]

1.3 Contributions

Any corrections or additions can be emailed to ed.chester@gmail.com.

References

[A. 91]   A. Ziv. Fast evaluation of elementary mathematical functions with correctly rounded last bit. *ACM Transactions on Mathematical Software*, 17(3):410–423, September 1991.

[A. 94]   A. R. Omondi. *Computer Arithmetic Systems, Algorithms, Architecture and Implementations*. Prentice Hall International Series in Computer Science, Englewood Cliffs, NJ, 1994.

[ABC]   M. Arnold, T. Bailey, and J. Cowles. Unpublished: Error Analysis of the Kmetz/Maenner Algorithm.

[ABCC90]   M.G. Arnold, T.A. Bailey, J.R. Cowles, and J.J. Cupal. Redundant logarithmic arithmetic. *IEEE Transactions on Computers*, 39(8):1077–1086, August 1990.

[ABCC92]   M. G. Arnold, T. A. Bailey, J. R. Cowles, and J. J. Cupal. Initializing RAM-based logarithmic processors. *Journal of VLSI signal processing systems for signal, image and video technology*, 4(2-3):243–252, May 1992.

[ABCW92]   M. G Arnold, T. A Bailey, J. R Cowles, and M. D Winkel. Applying features of IEEE 754 to sign/logarithm arithmetic. *IEEE Transactions on Computers*, 41(8):1040–1050, August 1992.

[ABCW97a]   Mark G. Arnold, Thomas A. Bailey, John R. Cowles, and Mark D. Winkel. Arithmetic Co-Transformations in the Real and Complex Logarithmic Number Systems. In *Proceedings of the 13th IEEE Symposium on Computer Arithmetic (Asilomar, California)*, pages 190–199, Los Alamitos, CA, 1997. IEEE Computer Society Press.

[ABCW97b]   M.G. Arnold, T.A. Bailey, J.J. Cupal, and M.D. Winkel. On the cost effectiveness of logarithmic arithmetic for backpropagation training on SIMD processors. In *, International Conference on Neural Networks,1997*, volume 2, pages 933–936 vol.2, June 1997.

[AC11]   M.G. Arnold and S. Collange. A Real/Complex Logarithmic Number System ALU. *IEEE Transactions on Computers*, 60(2):202–213, February 2011.

[AC13]   M.G. Arnold and S. Collange. The Denormal Logarithmic Number System. In *2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors (ASAP)*, pages 117–124, June 2013.

[AC14]   Mark G. Arnold and Sylvain Collange. Options for Denormal Representation in Logarithmic Arithmetic. *Journal of Signal Processing Systems*, 77(1-2):207–220, March 2014.

[ACB88]   M. G Arnold, J. Cowles, and T. Bailey. Improved accuracy for logarithmic addition in DSP applications. In *, 1988 International Conference on Acoustics, Speech, and Signal Processing, 1988. ICASSP-88*, pages 1714–1717 vol.3. IEEE, April 1988.

[ACPK11]   Mark G. Arnold, John Cowles, Vassilis Paliouras, and Ioannis Kouretas. Towards a Quaternion Complex Logarithmic Number System. pages 33–42. IEEE, July 2011.

[ADM82]   H. M. Ahmed, J. M. Delosme, and M. Morf. Highly concurrent computing structures for matrix arithmetic and signal processing. *Computer*, 15(1):65–82, January 1982.

[AEGP67]   S. F. Anderson, J. G. Earle, R. E. Goldschmidt, and D. M. Powers. The IBM 360/370 model 91: floating-point execution unit. *IBM Journal of Research and Development*, January 1967. Reprinted in E. E. Swartzlander, \em Computer Arithmetic\/, Vol. 1, IEEE Computer Society Press Tutorial, Los Alamitos, CA, 1990.

[Agr79]   D. P. Agrawal. High-speed arithmetic arrays. *IEEE Transactions on Computers*, C-28(3):215–224, March 1979.

[Ahm89]   H. M. Ahmed. Efficient elementary function generation with multipliers. In *Proceedings of the 9th IEEE Symposium on Computer Arithmetic*, pages 52–59, Santa Monica, USA, 1989. IEEE Computer Society Press, Los Alamitos, CA.

[AHU74]   A. V. Aho, J. E. Hopcroft, and J. D. Ullman. *The design and analysis of computer algorithms*. Addison Wesley, Reading, MA, 1974.

[AJ96]   A. Munk-Nielsen and J. M. Muller. On-line Algorithms for Computing Exponentials and Logarithms. In *Proceedings of Europar'96, Lecture Notes in Computer Science 1124*, Lyon, France, August 1996. Springer-Verlag, Berlin.

[AJO96]   A. Mignotte, J. M. Muller, and O. Peyran. A Model for Using Redundant Number Systems in Special-Purpose Architectures. In *Proceedings of CESA'96 (IMACS Multiconference Computational Engineering in Systems Applications)*, Lille, France, July 1996.

[AKCF02]   Felix Albu, Jiri Kadlec, Nick Coleman, and Anthony Fagan. Pipelined implementations of the a Priori Error-Feedback LSL algorithm using logarithmic arithmetic. In *2002 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP)*, volume 3, pages III–2681–III–2684. IEEE, May 2002.

[AKP11]   M.G. Arnold, I. Kouretas, and V. Paliouras. A Residue Logarithmic Number System ALU using interpolation and cotransformation. In *2011 IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP)*, pages 255–258, September 2011.

[ALB99]   Elisardo Antelo, Tomas Lang, and Javier D. Bruguera. Very-High Radix CORDIC Vectoring with Scalings and Selection by Rounding. In Koren and Kornerup, editors, *Proceedings of the 14th IEEE Symposium on Computer Arithmetic (Adelaide, Australia)*, pages 204–213, Los Alamitos, CA, April 1999. IEEE Computer Society Press.

[ALB00a]   Elisardo Antelo, Tomas Lang, and Javier D. Bruguera. Very-High Radix Circular CORDIC: Vectoring and Unified Rotation/Vectoring. *IEEE Transactions on Computers*, 49(7):727–739, July 2000.

[ALB00b]   Elisardo Antelo, Tomas Lang, and Javier D. Bruguera. Very-High Radix CORDIC Rotation Based on Selection by Rounding. *Journal of VLSI Signal Processing Systems*, 25(2):141–154, June 2000.

[Alv91]   R. Alverson. Integer division using reciprocals. In P. Kornerup and D. W. Matula, editors, *Proceedings of the 10th IEEE Symposium on Computer Arithmetic*, pages 186–190, Grenoble, France, June 1991. IEEE Computer Society Press, Los Alamitos, CA.

[Ame85]   American National Standards Institute and Institute of Electrical and Electronic Engineers. IEEE Standard for Binary Floating-Point Arithmetic. *ANSI/IEEE Standard, Std 754-1985, \rm New York*, 1985.

[AP95]   A. Munk-Nielsen and P. Kornerup. MSB-first Digit-Serial Arithmetic. In Bajard, Michelucci, Moreau, and Muller, editors, *Real Numbers and Computers (Saint Etienne, France)*, 1995.

[Ara93]   B. Arazi. Architectures for exponentiation over $GF(2^n)$ adopted for smartcard application. *IEEE Transactions on Computers*, C-42(4):494–497, April 1993.

[Arna]   M. G. Arnold. Unpublished: A Pipelined LNS ALU.

[Arnb]   M. G. Arnold. Unpublished: Implementing the Residue Logarithmic Number System using Interpolation and Cotransformation.

[Arnc]   Mark Arnold. Slide Rules for the 21st Century: Logarithmic Arithmetic as a High-speed, Low-cost, Low-power Alternative to Fixed Point Arithmetic.

[Arn01]   M.G. Arnold. Design of a faithful LNS interpolator. In *Euromicro Symposium on Digital Systems Design, 2001. Proceedings*, pages 336–345, 2001.

[Arn02]   M. G Arnold. Improved cotransformation for LNS subtraction. In *IEEE International Symposium on Circuits and Systems, 2002. ISCAS 2002*, volume 2, pages II–752– II–755 vol.2. IEEE, 2002.

[AS03]   K.H. Abed and R.E. Siferd. VLSI implementation of a low-power antilogarithmic converter. *IEEE Transactions on Computers*, 52(9):1221–1228, September 2003.

[AVBZ97]   E. Antelo, J. Villalba, J. D. Bruguera, and E. L. Zapata. High-Performance Rotation Architectures Based on the Radix-4 CORDIC Algorithm. *IEEE Transactions on Computers*, 46(8):855–870, August 1997.

[Avi61]   A. Avizienis. Signed-digit number representations for fast parallel arithmetic. *IRE Transactions on electronic computers*, 10:389–400, 1961. Reprinted in E. E. Swartzlander, \em Computer Arithmetic\/, Vol. 2, IEEE Computer Society Press Tutorial, Los Alamitos, CA, 1990.

[Avi73]   A. Avizienis. Arithmetic algorithms for error-coded operands. *IEEE Transactions on Computers*, C-22(6):567–572, June 1973. Reprinted in E. E. Swartzlander, \em Computer Arithmetic\/, Vol. 2, IEEE Computer Society Press Tutorial, Los Alamitos, CA, 1990.

[AW01a]   Mark G. Arnold and Mark D. Winkel. Reconfiguring an FPGA-based RISC for LNS arithmetic. pages 88–98, July 2001.

[AW01b]   Mark G. Arnold and Mark D. Winkel. A Single-Multiplier Quadratic Interpolator for LNS Arithmetic. In *Proc. 2001 IEEE Intl. Conf. on Computer Design: ICCD 2001*, pages 178–183, 2001.

[AW01c]   M.G. Arnold and C. Walter. Unrestricted faithful rounding is good enough for some LNS applications. In *15th IEEE Symposium on Computer Arithmetic, 2001. Proceedings*, pages 237–246, 2001.

[BAB11]   Zdenka Babiç, Aleksej Avramoviç, and Patricio Buliç. An iterative logarithmic multiplier. *Microprocessors and Microsystems*, 35(1):23–33, February 2011.

[Bak76]   P. W. Baker. Suggestion for a fast binary sine/cosine generator. *IEEE Transactions on Computers*, C-25(11), November 1976.

[Ban74]   D. K. Banerji. A novel implementation method for addition and subtraction in residue number systems. *IEEE Transactions on Computers*, C-23(1):106–108, January 1974.

[BB75]   T.A. Brubaker and J.C. Becker. Multiplication Using Logarithms Implemented with Read-Only Memory. *IEEE Transactions on Computers*, C-24(8):761–765, August 1975.

[BB85]   J. L. Barlow and E. H. Bareiss. On Roundoff Error Distributions in Floating Point and Logarithmic Arithmetic. *Computing*, 34(4):325–347, September 1985.

[BB88]   M. Bennani and M. C. Brunet. PRECISE: simulation of round-off error propagation model. In *Proceedings of the 12th World IMACS Congress*, Paris, France, July 1988.

[BBS⁺07]   G. B Balaji, K. Balaji, H. Sundararaman, A. Naveen, and K. R Santha. Memory Reduction Techniques for Logarithmic Number System. In *International Conference on Signal Processing, Communications and Networking, 2007. ICSCN '07*, pages 410–413. IEEE, February 2007.

[BGMS92]   J. C. Bajard, A. Guyot, J. M. Muller, and A. Skaf. On-line approximation of real functions using polynomials. In *International conference on Micro-electronics, Monastir-92*, 1992.

[BGMS93]   J. C. Bajard, A. Guyot, J. M. Muller, and A. Skaf. A VLSI circuit for on-line polynomial computing: application to exponential, trigonometric and hyperbolic functions. In *VLSI93, Grenoble*, September 1993.

[BHN00]   M. Bekooij, J. Huisken, and K. Nowak. Numerical Accuracy of Fast Fourier Transforms with CORDIC Arithmetic. *Journal of VLSI Signal Processing Systems*, 25(2):187–193, June 2000.

[BJMM93]   M. O. Benouamer, P. Jaillon, D. Michelucci, and J. M. Moreau. A lazy exact arithmetic. In E. E. Swartzlander, M. J. Irwin, and J. Jullien, editors, *Proceedings of the 11th IEEE Symposium on Computer Arithmetic*, pages 242–249, Windsor, Canada, June 1993. IEEE Computer Society Press, Los Alamitos, CA.

[BK81]   R. P. Brent and H. T. Kung. The area-time complexity of binary multiplication. *Journal of the ACM*, 28(3), July 1981.

[Boo51]   A. D. Booth. A signed binary multiplication technique. *Quarterly Journal of Mechanics and Applied Mathematics*, 4(2):236–240, 1951. Reprinted in E. E. Swartzlander, \em Computer Arithmetic\/, Vol. 1, IEEE Computer Society Press Tutorial, Los Alamitos, CA, Los Alamitos, CA, 1990.

[BP11]   Andreas Brokalakis and Vassilis Paliouras. Using the arithmetic representation properties of data to reduce the area and power consumption of FFT circuits for wireless OFDM systems. pages 7–12. IEEE, October 2011.

[BPPT87]   B. K. Bose, D. A. Patterson, L. Pei, and G. S. Taylor. Fast multiply and divide for a VLSI floating-point unit. In *Proceedings of the 8th IEEE Symposium on Computer Arithmetic*, Como, Italy, 1987. IEEE Computer Society Press, Los Alamitos, CA. Reprinted in E. E. Swartzlander, \em Computer Arithmetic\/, Vol. 2, IEEE Computer Society Press Tutorial, Los Alamitos, CA, 1990.

[BRC96]   B. P. McGovern, R. F. Woods, and C. McAllister. Improved Redundant Number System Based Multiply Accumulate Structure. *IEE Electronic Letters (to appear)*, 1996.

[Bre70]   R. P. Brent. On the addition of binary numbers. *IEEE Transactions on Computers*, C-19(8), August 1970.

[Bre73]   R. P. Brent. On the precision attainable with various floating point number systems. *IEEE Transactions on Computers*, C-22(6):601–607, June 1973.

[Bre76]   R. P. Brent. Fast multiple precision evaluation of elementary functions. *Journal of the ACM*, 23:242–251, 1976.

[Bro81]   W. S. Brown. A simple but realistic model of floating-point computation. *ACM Transactions on Math. Software*, 7(4), December 1981.

[Bru11]   T. M. Bruintjes. Design of a Fused Multiply-Add Floating-Point and Integer Datapath, May 2011.

[BS88]   T. J. Brosnan and N. R. Strader. Modular error detection for bit-serial multiplication. *IEEE Transactions on Computers*, C-37:1043–1052, 1988.

[BS06]   N. Belanger and Y. Savaria. On the Design of a Double Precision Logarithmic Number System Arithmetic Unit. In *2006 IEEE North-East Workshop on Circuits and Systems*, pages 241–244. IEEE, June 2006.

[BSBLL99]   A. Beaumont-Smith, N. Burgess, D. Lefrere, and C. C. Lim. Reduced Latency IEEE Floating-Point Standard Adder Architecture. In Koren and Kornerup, editors, *Proceedings of the 14th IEEE Symposium on Computer Arithmetic (Adelaide, Australia)*, pages 35–42, Los Alamitos, CA, April 1999. IEEE Computer Society Press.

[BV85]   J. Bannur and A. Varma. The VLSI implementation of a square-root algorithm. In *Proceedings of the 7th IEEE Symposium on Computer Arithmetic*, pages 159–165, Urbana, IL, USA, June 1985. IEEE Computer Society Press, Los Alamitos, CA.

[BW73]   C. R. Baugh and B. A. Wooley. A two's complement parallel array multiplication algorithm. *IEEE Transactions on Computers*, C-22:1045–1047, 1973. Reprinted in E. E. Swartzlander, \em Computer Arithmetic\/, Vol. 1, IEEE Computer Society Press Tutorial, Los Alamitos, CA, 1990.

[BWG⁺12]   Tom M. Bruintjes, Karel H. G. Walters, Sabih H. Gerez, Bert Molenkamp, and Gerard J. M. Smit. Sabrewing: A Lightweight Architecture for Combined Floating-point and Integer Arithmetic. *ACM Trans. Archit. Code Optim.*, 8(4):41:1–41:22, January 2012.

[C. 67]   C. T. Fike. Methods for Evaluating Polynomial Approximations in Function Evaluation Routines. *Communications of the ACM*, 10(3):175–178, 1967.

[CAH⁺87]   M. Cosnard, A.Guyot, B. Hochet, J. M. Muller, H. Ouaouicha, P. Paul, and E. Zysman. The FELIN arithmetic coprocessor chip. In M. J. Irwin and R. Stefanelli, editors, *Proceedings of the 8th IEEE Symposium on Computer Arithmetic (Arith-8)*, Como, Italy, May 1987. IEEE Computer Society Press, Los Alamitos, CA.

[CC09]   Rui-Lin Chen and Chichyang Chen. A hardware algorithm for fast digit on-line logarithmic computation with exponential convergence rate. In *6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, 2009. ECTI-CON 2009*, volume 02, pages 636–639, May 2009.

[CH91]   M.-H. Cheng and T.-C. Huang. Switched-capacitor pipelined logarithmic A/D and D/A convertors. *Circuits, Devices and Systems, IEE Proceedings G*, 138(6):714–716, December 1991.

[Cha87]   D.V.S. Chandra. Accumulation of coefficient roundoff error in fast Fourier transforms implemented with logarithmic number system. *IEEE Transactions on Acoustics, Speech and Signal Processing*, 35(11):1633–1636, November 1987.

[Che72]   T. C. Chen. Automatic Computation of Logarithms, Exponentials, Ratios and Square Roots. *IBM Journal of Research and Development*, 16:380–388, 1972.

[CHH91]   M. S. Cohen, C. B. Hall, and T. E. Hull. Specifications for a variable precision arithmetic coprocessor. In P. Kornerup and D. W. Matula, editors, *Proceedings of the 10th IEEE Symposium on Computer Arithmetic*, pages 127–131, Grenoble, France, June 1991. IEEE Computer Society Press, Los Alamitos, CA.

[Chi71]   Chen Tien Chi. Binary arithmetic unit implementing a multiplicative steration for the exponential, logarithm, quotient and square root functions, December 1971. U.S. Classification 708/231, 708/653, 708/517, 708/233, 708/235, 708/498, 708/490, 708/605; International Classification G06F7/544, G06F7/48; Cooperative Classification G06F7/544; European Classification G06F7/544.

[CHIO89]   A. L. Cox, J. R. Hardbridge, P. A. Ivey, and J. K. Oldfield. A Single-Chip Public Key Encryption Subsystem. *IEEE Journal of Solid-State Circuits*, 24(4), 1989.

[CHK12]   D. Chen, L. Han, and S.-B. Ko. Decimal floating-point antilogarithmic converter based on selection by rounding: algorithm and architecture. *IET Computers & Digital Techniques*, 6(5):277–289, September 2012.

[CKN11]   George Constantinides, Adam Kinsman, and Nicola Nicolici. Numerical Data Representations for FPGA-Based Scientific Computing. *IEEE Design & Test of Computers*, 28(4):8–17, July 2011.

[CL88]   J. R. Cavallaro and F. T. Luk. Floating-Point CORDIC for Matrix Computations. In *Proceedings of the 1988 IEEE International Conference on Computer Design*, pages 40–42, 1988.

[CLJ09]   Chichyang Chen, Li-Wei Liu, and Jun-Wen Jou. Software implementation of LNS arithmetic in an ARM embedded system. In *IEEE 13th International Symposium on Consumer Electronics, 2009. ISCE '09*, pages 1012–1014, May 2009.

[CMR86]   M. Cosnard, J. M. Muller, and Y. Robert. Parallel QR decomposition of a rectangular matrix. *Numerische Mathematik*, 48:239–249, 1986.

[CO85]   C. W. Clenshaw and F. W. J. Olver. beyond floating point. *Journal of the ACM*, 31:319–328, 1985.

[CO86]   C. W. Clenshaw and F. W. J. Olver. Unrestricted algorithms for reciprocals and square roots. *BIT Numerical Mathematics*, 26(4):475–492, December 1986.

[Cod73]   W. J. Cody. Static and dynamic numerical characteristics of floating-point arithmetic. *IEEE Transactions on Computers*, C-22(6):598–601, June 1973.

[Cod81]   W. J. Cody. Analysis of proposals for the floating-point standard. *Computer*, March 1981.

[Cod85]   W. J. Cody. A proposed radix and word length independent standard for floating-point arithmetic. *ACM SIGNUM Newsletter*, 20:37–51, January 1985.

[Cod87]   W. J. Cody. Analysis of proposals for the floating-point standard. *Computer*, 20(3):63–68, March 1987. Reprinted in E. E. Swartzlander, \em Computer Arithmetic\/, Vol. 2, IEEE Computer Society Press Tutorial, Los Alamitos, CA, 1990.

[Col95]   J.N. Coleman. Simplification of table structure in logarithmic arithmetic. *Electronics Letters*, 31(22):1905–1906, October 1995.

[Col04]   John Nicholas Coleman. Method and apparatus for determining the approximate valve of a logarithmic function, March 2004.

[Coo80]   J. T. Coonen. An implementation guide to a proposed standard for floating-point arithmetic. *Computer*, January 1980.

[CSK+01]   J.N. Coleman, C.I. Softley, J. Kadlec, R. Matousek, M. Licko, Z. Pohl, and A. Hermanek. The European Logarithmic Microprocessor - a QR RLS application. pages 155–159 vol.1. IEEE, 2001.

[CSK+08]   John N. Coleman, Christopher I. Softley, Jiri Kadlec, Rudolf Matousek, Milan Tichy, Z. Pohl, Antonin Hermanek, and Nico F. Benschop. The European Logarithmic Microprocesor. *IEEE Transactions on Computers*, 57(4):532–546, 2008.

[CV00]   Sorin Cotofana and Stamatis Vassiliadis. Signed Digit Addition and Related Operations with Threshold Logic. *IEEE Transactions on Computers*, 49(3):193–207, March 2000.

[CYS07]   Jin Chang, Jesse Yen, and K. Shung. A Novel Envelope Detector for High-Frame Rate, High-Frequency Ultrasound Imaging. *IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control*, 54(9):1792–1801, September 2007.

[DD97]   D. Das Sarma and D. W. Matula. Faithful Interpolation in Reciprocal Tables. In Lang, Muller, and Takagi, editors, *Proceeding of the 13th IEEE Symposium on Computer Arithmetic*, pages 82–91, Asilomar, CA, July 1997. IEEE Computer Society Press, Los Alamitos, CA.

[Dea68]   K.J. Dean. Design of binary logarithm generators. *Proceedings of the Institution of Electrical Engineers*, 115(8):1118, 1968.

[DEI+01]   V. S. Dimitrov, J. Eskritt, L. Imbert, G. A. Jullien, and W. C. Miller. The Use of the Multi-Dimensional Logarithmic Number System in DSP Applications. In *Proceedings of the 15th IEEE Symposium on Computer Arithmetic*, pages 247–, Washington, DC, USA, 2001. IEEE Computer Society.

[DH91]   J. M. Delosme and S. F. Hsiao. The CORDIC Householder algorithm. In P. Kornerup and D. W. Matula, editors, *Proceedings of the 10th IEEE Symposium on Computer Arithmetic*, pages 256–263, Grenoble, France, June 1991. IEEE Computer Society Press, Los Alamitos, CA.

[DJM99]   V.S. Dimitrov, G.A. Jullien, and W.C. Miller. Theory and applications of the double-base number system. *IEEE Transactions on Computers*, 48(10):1098–1106, October 1999.

[DKMR01]   D. Defour, P. Kornerup, J.-M. Muller, and N. Revol. A New Range Reduction Algorithm. In *Proc. 35th Asilomar Conference on Signals, Systems, and*, Pacific Grove, California, November 2001.

[DM93]   M. Daumas and D. W. Matula. Design of a fast validated dot product operation. In E. E. Swartzlander, M. J. Irwin, and J. Jullien, editors, *Proceedings of the 11th IEEE Symposium on Computer Arithmetic*, pages 62–69, Windsor, Canada, June 1993. IEEE Computer Society Press, Los Alamitos, CA.

[DMMM94]   M. Daumas, C. Mazenc, X. Merrheim, and J. M. Muller. Fast and Accurate Range Reduction for Computation of the Elementary Functions. In *Proceedings of the 14th IMACS World Congress on Computational and Applied Mathematics*, pages 1196–1198, Atlanta, USA, 1994. IMACS, Piscataway, NJ,.

[DMMM95]   M. Daumas, C. Mazenc, X. Merrheim, and J. M. Muller. Modular Range Reduction: A New Algorithm for Fast and Accurate Computation of the Elementary Functions. *Journal of Universal Computer Science*, 1(3):162–175, March 1995.

[DSEJM96]   Vassil S. Dimitrov, Saeid Sadeghi-Emamchaie, Graham A. Jullien, and W. C. Miller. Near canonic double-based number system (DBNS) with applications in digital signal processing. pages 14–25, October 1996.

[DT05]   F. de Dinechin and A. Tisserand. Multipartite table methods. *IEEE Transactions on Computers*, 54(3):319–330, March 2005.

[ELMT00]   M. Ercegovac, T. Lang, J. M. Muller, and A. Tisserand. Reciprocation, Square Root, Inverse Square Root and Some Elementary Functions Unsing Small Multipliers. *IEEE Transactions on Computers*, 49(7), July 2000.

[EMJ$^+$00]   J. Eskritt, R. Muscedere, G.A. Jullien, V.S. Dimitrov, and W.C. Miller. A 2-digit DBNS filter architecture. In *2000 IEEE Workshop on Signal Processing Systems, 2000. SiPS 2000*, pages 447–456, 2000.

[Eng99]   G.L. Engel. Switched-capacitor logarithmic DAC. *Electronics Letters*, 35(2):111, 1999.

[ES99]   Guy Even and Peter-M. Seidel. A Comparison of Three Rounding Algorithms for IEEE Floating-Point Multiplication. In Koren and Kornerup, editors, *Proceedings of the 14th IEEE Symposium on Computer Arithmetic*, pages 225–232, Los Alamitos, CA, April 1999. IEEE Computer Society Press.

[Etz83]   Mark Etzel. Logarithmic addition for digital signal processing applications. pages 694–697. IEEE, 1983.

[EWL07]   J. Eilert, Di Wu, and D. Liu. Efficient Complex Matrix Inversion for MIMO Software Defined Radio. In *IEEE International Symposium on Circuits and Systems, 2007. ISCAS 2007*, pages 2610–2613, May 2007.

[Feu89]   D. L. Feucht. Logarithmic Number Representation in Forth. *J. FORTH Appl. Res.*, 5(2):271–286, April 1989.

[FML07]   Haohuan Fu, Oskar Mencer, and Wayne Luk. Optimizing Logarithmic Arithmetic on FPGAs. pages 163–172. IEEE, April 2007.

[FOC$^+$09]   Haohuan Fu, William Osborne, Robert G. Clapp, Oskar Mencer, and Wayne Luk. Accelerating Seismic Computations Using Customized Number Representations on FPGAs. *EURASIP Journal on Embedded Systems*, 2009:1–13, 2009.

[Gar04]   Jesus Garcia. *Applying the Logarithmic Number System to Application-Specific Designs*. PhD thesis, Lehigh University, 2004.

[GBAK04]   Jesus Garcia, Leonidas Bleris, Mark G. Arnold, and Mayuresh V. Kothare. LNS Architectures for Embedded Model Predictive Control Processors. In *Processors,Ç¥ in International Conference on Compilers, Architectures and Synthesis for Embedded Systems, (in press*, pages 79–84, 2004.

[GL12]   Gene H. Golub and Charles F. Van Loan. *Matrix Computations*. JHU Press, December 2012.

[GM00]   Alejandro F. Gonzílez and Pinaki Mazumder. Redundant arithmetic, algorithms and implementations. *Integration, the VLSI Journal*, 30(1):13–53, November 2000.

[GSGB16]   M. Gautschi, M. Schaffner, F. K. Grkaynak, and L. Benini. 4.6 A 65nm CMOS 6.4-to-29.2pJ/FLOP@0.8V shared logarithmic floating point unit for acceleration of nonlinear function kernels in a tightly coupled processor cluster. In *2016 IEEE International Solid-State Circuits Conference (ISSCC)*, pages 82–83, January 2016.

[Ham50]   R. W. Hamming. Error detecting and error correcting codes. *The Bell System Technical Journal*, 29(2):147–160, April 1950. Reprinted in E. E. Swartzlander, \em Computer Arithmetic\/, Vol. 2, IEEE Computer Society Press Tutorial, Los Alamitos, CA, 1990.

[Ham70]   R. W. Hamming. On the distribution of numbers. *Bell Systems Technical Journal*, 49:1609–1625, 1970. Reprinted in E. E. Swartzlander, \em Computer Arithmetic\/, Vol. 1, IEEE Computer Society Press Tutorial, Los Alamitos, CA, 1990.

[HAVS13]   T. Harish Anand, D. Vaithiyanathan, and R. Seshasayanan. Optimized architecture for Floating Point computation Unit. pages 1–5. IEEE, January 2013.

[HCC94]   Sheng-Chieh Huang, Liang-Gee Chen, and Thou-Ho Chen. The chip design of a 32-b logarithmic number system. In *, 1994 IEEE International Symposium on Circuits and Systems, 1994. ISCAS '94*, volume 4, pages 167–170 vol.4, May 1994.

[HCC96]   Sheng-Chieh Huang, Liang-Gee Chen, and Thou-Ho Chen. A 32-bit logarithmic number system processor. *Journal of VLSI signal processing systems for signal, image and video technology*, 14(3):311–319, December 1996.

[Hen89]   H. Henkel. Improved addition for the logarithmic number systems. *IEEE Transactions on Acoustics, Speech, and Signal Processing*, 37:301–303, 1989.

[HLK]   A. Hermanek, M. Licko, and J. Kadlec. FPGA Implementation of Logarithmic Unit.

[Hou81]   D. Hough. Applications of the proposed IEEE-754 standard for floating-point arithmetic. *Computer*, March 1981.

[HP99]   L. Herníndez and S. Patn. Noise shaping modulator with logarithmic response. *Electronics Letters*, 35(12):955, 1999.

[HT80]   G. H. Haviland and A. A. Tuszinsky. A CORDIC arithmetic processor chip. *IEEE Transactions on Computers*, C-29(2), February 1980.

[IAH+16]   M. S. Ibraheem, S. Z. Ahmed, K. Hachicha, S. Hochberg, and P. Garda. Medical images compression with clinical diagnostic quality using logarithmic DWT. In *2016 IEEE-EMBS International Conference on Biomedical and Health Informatics (BHI)*, pages 402–405, February 2016.

[IC11]   R.C. Ismail and J.N. Coleman. ROM-less LNS. In *2011 20th IEEE Symposium on Computer Arithmetic (ARITH)*, pages 43–51, July 2011.

[IG11]   Carl Ingemarsson and Oscar Gustafsson. On using the logarithmic number system for finite wordlength matrix inversion. pages 1–4. IEEE, August 2011.

[IHM12]   R.C. Ismail, R. Hussin, and S.A.Z. Murad. Interpolator algorithms for approximating the LNS addition and subtraction: Design and analysis. In *2012 IEEE International Conference on Circuits and Systems (ICCAS)*, pages 174–179. IEEE, October 2012.

[IZM13]   R. C. Ismail, M. K. Zakaria, and S. A. Z. Murad. Hybrid logarithmic number system arithmetic unit: A review. In *2013 IEEE International Conference on Circuits and Systems (ICCAS)*, pages 55–58, September 2013.

[JAA98]   J.M. Muller, A. Scherbyna, and A. Tisserand. Semi-Logarithmic Number Systems. *IEEE Transactions on Computers*, 47(2), February 1998.

[JCC09]   Tso-Bing Juang, Sheng-Hung Chen, and Huang-Jia Cheng. A Lower Error and ROM-Free Logarithmic Converter for Digital Signal Processing Applications. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 56(12):931–935, December 2009.

[JDL+99]   G.A. Jullien, V.S. Dimitrov, B. Li, W.C. Miller, A. Lee, and M. Ahmadi. A hybrid DBNS processor for DSP computation. In *Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, 1999. ISCAS '99*, volume 1, pages 5–8 vol.1, July 1999.

[Joh83]   K. Johnsen. An IEEE Floating Point Arithmetic Implementation. In *Proceedings of the 6th Symposium on Computer Architecture*, Aarhus, Denmark, 1983. IEEE Computer Society Press, Los Alamitos, CA.

[Jul71]   G.A. Jullien. Fast algorithm for digital logarithmic conversion. *Electronics Letters*, 7(9):218, 1971.

[KA94]   K. Kalliojñrvi and J. Astola. Required coefficient word length in floating-point and logarithmic digital filters. *IEEE Signal Processing Letters*, 1(3):52–54, March 1994.

[Kan91]   V. Kantabutra. Designing optimum carry-skip adders. In P. Kornerup and D. W. Matula, editors, *Proceedings of the 10th IEEE Symposium on Computer Arithmetic*, pages 146–155, Grenoble, France, June 1991. IEEE Computer Society Press, Los Alamitos, CA.

[KJ12]   Chao-Tsung Kuo and Tso-Bing Juang. A lower error antilogarithmic converter using novel four-region piecewise-linear approximation. In *2012 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)*, pages 507–510, December 2012.

[Kno91]   A. Knofel. Fast hardware units for the computation of accurate dot products. In P. Kornerup and D. W. Matula, editors, *Proceedings of the 10th IEEE Symposium on Computer Arithmetic*, pages 70–74, Grenoble, France, June 1991. IEEE Computer Society Press, Los Alamitos, CA.

[Kno99]   Simon Knowles. A Family of Adders. In Koren and Kornerup, editors, *Proceedings of the 14th IEEE Symposium on Computer Arithmetic (Adelaide, Australia)*, pages 30–34, Los Alamitos, CA, April 1999. IEEE Computer Society Press.

[Knu73]   D. Knuth. *The Art of Computer Programming*, volume 2. Addison Wesley, Reading, MA, 1973.

[KPL80]   T. Kurokawa, J. Payne, and S. Lee. Error analysis of recursive digital filters implemented with logarithmic number systems. *IEEE Transactions on Acoustics, Speech and Signal Processing*, 28(6):706– 715, December 1980.

[KPS77]   D. J. Kuck, D. S. Parker, and A. H. Sameh. Analysis of rounding methods in floating point arithmetic. *IEEE Transactions on Computers*, C-26:643–650, 1977. Reprinted in E. E. Swartzlander, \em Computer Arithmetic\/, Vol. 1, IEEE Computer Society Press Tutorial, Los Alamitos, CA, 1990.

[KR71]   N. G Kingsbury and P. J.W Rayner. Erratum: Digital filtering using logarithmic arithmetic. *Electronics Letters*, 7(8), April 1971.

[Lai92]   F. S Lai. The architecture and analysis of a hybrid number system processor. In *, 1992 IEEE International Symposium on Circuits and Systems, 1992. ISCAS '92. Proceedings*, volume 2, pages 803–806 vol.2. IEEE, May 1992.

[Lai93]   F. S Lai. The efficient implementation and analysis of a hybrid number system processor. *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, 40(6):382–392, June 1993.

[LCM+07]   P. Lee, E. Costa, S. McBader, L. Clementel, and A. Sartori. LogTOTEM: A Logarithmic Neural Processor and its Implementation on an FPGA Fabric. In *International Joint Conference on Neural Networks, 2007. IJCNN 2007*, pages 2764–2769. IEEE, August 2007.

[Lew93a]   D. M Lewis. An accurate LNS arithmetic unit using interleaved memory function interpolator. In *Proceedings of the 11th Symposium on Computer Arithmetic*, pages 2–9. IEEE, July 1993.

[Lew93b]   D. M. Lewis. An accurate LNS arithmetic using interleaved memory function interpolator. In E. E. Swartzlander, M. J. Irwin, and J. Jullien, editors, *Proceedings of the 11th IEEE Symposium on Computer Arithmetic*, pages 2–9, Windsor, Canada, June 1993. IEEE Computer Society Press, Los Alamitos, CA.

[Lew94]   D. M Lewis. Interleaved memory function interpolators with application to an accurate LNS arithmetic unit. *IEEE Transactions on Computers*, 43(8):974–982, August 1994.

[Lew95]   D. M Lewis. 114 MFLOPS logarithmic number system arithmetic unit for DSP applications. In *Solid-State Circuits Conference, 1995. Digest of Technical Papers. 42nd ISSCC, 1995 IEEE International*, pages 86–87, 344. IEEE, February 1995.

[Lew99]   D. Lewis. Complex logarithmic number system arithmetic using high-radix redundant CORDIC algorithms. In *14th IEEE Symposium on Computer Arithmetic, 1999. Proceedings*, pages 194–203. IEEE, 1999.

[LJ03]   V. Lef¿vre and J.-M. Muller. On-the-Fly Range Reduction. *Journal of VLSI Signal Processing*, 33(1/2):31–35, February 2003.

[LL86]   Richard O. LaMaire and J.H. Lang. Performance of digital linear regulators which use logarithmic arithmetic. *IEEE Transactions on Automatic Control*, 31(5):394–400, May 1986.

[LL03]   B. Lee and K. Lever. Logarithmic number system and floating-point implementations of a well-conditioned RLS estimation algorithm on FPGA. In *Conference Record of the Thirty-Seventh Asilomar Conference on Signals, Systems and Computers, 2003*, volume 1, pages 109– 113 Vol.1. IEEE, November 2003.

[LLA84]   H.Y. Lo, J.H. Lu, and Y. Aoki. Programmable variable-rate up/down counter for generating binary logarithms. *Computers and Digital Techniques, IEE Proceedings E*, 131(4):125–131, July 1984.

[LLH96]   Hao-Yung Lo, Hsiu-Feng Lin, and Yue-Yuan Ho. Logarithmic conversion by four partitioned hybrid-ROMs. In *Second International Symposium on Parallel Architectures, Algorithms, and Networks, 1996. Proceedings*, pages 550–552. IEEE, June 1996.

[LLLB05]   C. Litchfield, R. J Langley, P. Lee, and J. Batchelor. The use of hybrid logarithmic arithmetic for root raised cosine matched filters in WCDMA downlink receivers. In *2005 IEEE Wireless Communications and Networking Conference*, volume 1, pages 596– 600 Vol. 1. IEEE, March 2005.

[LS98]   P. Lee and A. Sartori. Modular leading one detector for logarithmic encoder. *Electronics Letters*, 34(8):727, 1998.

[LT11]   Lan-Da Van and Ten-Yao Sheu. A Power-Area Efficient Geometry Engine With Low-Complexity Subdivision Algorithm for 3-D Graphics System. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 58(9):2211–2224, September 2011.

[LWC+12]   Bing Chao Li, Ji Zeng Wei, Yi Song Chang, Wei Guo, and Ji Zhou Sun. A Novel Hardware Implementation for Specular Intensity of Phong Shading Used in Embedded Graphic Applications. *Applied Mechanics and Materials*, 229-231:1146–1149, November 2012.

[Mar70]   John D. Marasa. *Accumulated Arithmetic Error in Floating-Point and Alternative Logarithmic Number Systems*. PhD thesis, Washington University, Saint Louis, Missouri, June 1970.

[Mar72]   D. Marino. New Algorithms for the Approximate Evaluation in Hardware of Binary Logarithms and Elementary Functions. *IEEE Transactions on Computers*, C-21(12):1416–1421, December 1972.

[MG95]   D. E. Metafas and C. E. Goutis. A Floating-Point Advanced CORDIC Processor. *Journal of VLSI Signal Processing*, 10:53–65, 1995.

[ML73]   J. C. Majithia and D. Levan. A note on base-2 logarithm computations. 1973. Reprinted in E. E. Swartzlander, \em Computer Arithmetic\/, Vol. 1, IEEE Computer Society Press Tutorial, Los Alamitos, CA, 1990.

[MLM16]   Daisuke Miyashita, Edward H. Lee, and Boris Murmann. Convolutional Neural Networks using Logarithmic Data Representation. *arXiv:1603.01025 [cs]*, March 2016. arXiv: 1603.01025.

[MLTC96]   J. D Mellott, M. Lewis, F. Taylor, and P. Coffield. ASAP-a 2D DFT VLSI processor and architecture. In *Proceedings of 1996 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP-96)*, volume 6, pages 3280–3283 vol. 6. IEEE, May 1996.

[MM73]   John D. Marasa and David W. Matula. A Simulative Study of Correlated Error Propagation in Various Finite-Precision Arithmetics. *IEEE Trans. Comput.*, 22(6):587–597, June 1973.

[MR06]   V. Mahalingam and N. Ranganathan. Improving Accuracy in Mitchell's Logarithmic Multiplication Using Operand Decomposition. *IEEE Transactions on Computers*, 55(12):1523–1535, December 2006.

[MS10]   Manideepa Mukherjee and Amitabha Sinha. A novel architecture for conversion of binary to single digit double base numbers. *ACM SIGARCH Computer Architecture News*, 38(5):1, April 2010.

[MSC15]   T. Moreau, A. Sampson, and L. Ceze. Approximate Computing: Making Mobile Systems More Efficient. *IEEE Pervasive Computing*, 14(2):9–13, April 2015.

[MT10]   Alireza Mousavi and Davar Kheirandish Taleshmekaeil. Pipelined Residue Logarithmic Numbers System for general modules set {2. pages 699–703. IEEE, November 2010.

[MTP+02] Rudolf Matouíek, Milan Tich, Zden¢k Pohl, JiÖ¡ Kadlec, Chris Softley, and Nick Coleman. Log-arithmic Number System and Floating-Point Arithmetics on FPGA. In Gerhard Goos, Juris Hartmanis, Jan van Leeuwen, Manfred Glesner, Peter Zipf, and Michel Renovell, editors, *Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream*, volume 2438, pages 627–636. Springer Berlin Heidelberg, Berlin, Heidelberg, 2002.

[MTS95] J.-M. Muller, A. Tisserand, and A. Scherbyna. Semi-logarithmic number systems. In , *Proceedings of the 12th Symposium on Computer Arithmetic, 1995*, pages 201–207, July 1995.

[N. 02] N. Higham. *Accuracy and Stability of Numerical Algorithms, Second Edition*. SIAM, 2002.

[ND71] J.D. Nicoud and R. Dessoulavy. Logarithmic convertor. *Electronics Letters*, 7(9):230, 1971.

[NNM91] N. Quach, N. Takagi, and M. Flynn. On Fast IEEE Rounding. Technical Report CSL-TR-91-459, Computer Systems Laboratory, Dept. on Electrical Engineering and Computer Science Stanford University, January 1991.

[Noe89] A.S. Noetzel. An interpolating memory unit for function evaluation: analysis and design. *IEEE Transactions on Computers*, 38(3):377–384, March 1989.

[NV85] Y. Neuvo and O. Vainio. Logarithmic arithmetic in FIR filters. page 541, Prague, 1985.

[Osm09] Hassab Elgawi Osman. Random forest-LNS architecture and vision. pages 319–324. IEEE, June 2009.

[Par00] Behrooz Parhami. *Computer Arithmetic : Algorithms and Hardware Designs*. Oxford University Press, New-York, 2000.

[PR00] A.P. Preethy and D. Radhakrishnan. RNS-based logarithmic adder. *IEE Proceedings - Computers and Digital Techniques*, 147(4):283, 2000.

[PSS+16] Y. Popoff, F. Scheidegger, M. Schaffner, M. Gautschi, F. K. Grkaynak, and L. Benini. High-efficiency logarithmic number unit design based on an improved cotransformation scheme. In *2016 Design, Automation Test in Europe Conference Exhibition (DATE)*, pages 1387–1392, March 2016.

[Rao68] T. R. N. Rao. Error checking logic for arithmetic type operations of a processor. *IEEE Transactions on Computers*, C-17(9):845–849, September 1968. Reprinted in E. E. Swartzlander, \em Computer Arithmetic\/, Vol. 2, IEEE Computer Society Press Tutorial, Los Alamitos, CA, 1990.

[RC68] A. Reiss and G.W. Carver. Response of logarithmic amplifiers to noise signals. *Electronics Letters*, 4(14):283, 1968.

[RLP13] J. Rust, F. Ludwig, and S. Paul. Low complexity QR-decomposition architecture using the log-arithmic number system. In *Design, Automation Test in Europe Conference Exhibition (DATE), 2013*, pages 97–102, March 2013.

[RS96] S. Ramaswamy and R.E. Siferd. CMOS VLSI implementation of a digital logarithmic multiplier. In *Aerospace and Electronics Conference, 1996. NAECON 1996., Proceedings of the IEEE 1996 National*, volume 1, pages 291–294 vol.1, May 1996.

[Rua10] Weihua Ruan. The Realization of the 1GHz Negative Logarithmic Function Based on the 0.35um AMS Technology. pages 15–18. IEEE, December 2010.

[S. 92] S. McQuillan. *Algorithms and Architectures for High Performance Arithmetic Processors*. PhD thesis, The Queen's University of Belfast, 1992.

[S. 96] S. F. Oberman. *Design issues in high performance floating point arithmetic units*. PhD thesis, Dept. of Electrical Engineering, Stanford University, November 1996.

[SA75] E. E. Swartzlander and A. G. Alexopoulos. The Sign/Logarithm Number System. *IEEE Transactions on Computers*, 24(12):1238–1242, 1975.

[SBH89] M.R. Santoro, G. Bewick, and M.A. Horowitz. Rounding algorithms for IEEE multipliers. In , *Proceedings of 9th Symposium on Computer Arithmetic, 1989*, pages 176–183, September 1989.

[Sch80] D.C. Schleher. Numerical evaluation of logarithmic receiver thresholds. *Electronics Letters*, 16(23):875, 1980.

[SCNS83]   E.E. Swartzlander, D.V.S. Chandra, H.Troy Nagle, and S.A. Starks. Sign/Logarithm Arithmetic for FFT Implementation. *IEEE Transactions on Computers*, C-32(6):526–534, June 1983.

[Sha50]   R. F. Shaw. Arithmetic operations in a binary computer. *Rev. Sci. Instrum.*, 21:687–693, 1950. Reprinted in E. E. Swartzlander, \em Computer Arithmetic\/, Vol. 1, IEEE Computer Society Press Tutorial, Los Alamitos, CA, 1990.

[SI98]   J. R Sacha and M. J Irwin. The logarithmic number system for strength reduction in adaptive filtering. In *1998 International Symposium on Low Power Electronics and Design, 1998. Proceedings*, pages 256–261. IEEE, August 1998.

[Sic81]   G.L. Sicuranza. 2-D digital filters using logarithmic number systems. *Electronics Letters*, 17(22):854, 1981.

[Sic83a]   G.L. Sicuranza. Fast realisation of 2-D digital filters using logarithmic number systems. *Electronics Letters*, 19(12):449, 1983.

[Sic83b]   G.L. Sicuranza. On efficient implementations of 2-D digital filters using logarithmic number systems. *IEEE Transactions on Acoustics, Speech and Signal Processing*, 31(4):877–885, August 1983.

[SMS+08]   Amitabha Sinha, Subhashis Maitra, Pavel Sinha, Ken Newton, and Kishanu Mukherjee. Triple based number systems - a novel concept for performance enhancement of digital signal processors. pages 1–5. IEEE, November 2008.

[Sof]   Chris Softley. Unpublished: Improved Techniques for Logarithmic Arithmetic.

[ST82]   V. P. Shenoy and F. J. Taylor. On Short Term Autocorrelation Implemented with Logarithmic Number System. In *ICASSP 84*, pages 401–404, 1982.

[ST88a]   T. Stouraitis and F. J Taylor. Analysis of logarithmic number system processors. *IEEE Transactions on Circuits and Systems*, 35(5):519–527, May 1988.

[ST88b]   T. Stouraitis and F. J Taylor. Floating-point to logarithmic encoder error analysis. *IEEE Transactions on Computers*, 37(7):858–863, July 1988.

[Sto89]   T. Stouraitis. An efficient VLSI implementation of logarithmic signal processors. In *, IEEE International Symposium on Circuits and Systems, 1989*, pages 1540–1543 vol.3. IEEE, May 1989.

[Swa90]   E. E. Swartzlander. *Computer Arithmetic*, volume 1. IEEE Computer Society Press, Los Alamitos, CA, Los Alamitos, CA, 1990.

[Swe65]   D. W. Sweeney. An analysis of floating-point addition. *IBM Syst. Journal*, 4:31–42, 1965. Reprinted in E. E. Swartzlander, \em Computer Arithmetic\/, Vol. 1, IEEE Computer Society Press Tutorial, Los Alamitos, CA, 1990.

[Tay84]   F. Taylor. A logarithmic arithmetic unit for signal processing. In *Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '84.*, volume 9, pages 398– 401. IEEE, March 1984.

[Tay88]   F. J. Taylor. Hybrid floating point/logarithmic number system arithmetic processor, 1988.

[Toc58]   K. D. Tocher. Techniques of multiplication and division for automatic binary divider. *Quarterly journal of mechanics and applied mathematics*, 11(3):364–384, 1958.

[Tra09]   Roland Trautner. Next Generation DSP Roadmap and related ESA activities, April 2009.

[Tro86]   W. W. Troutman. Design of a standard floating-point chip. *IEEE journal of solid-state circuits*, SC-21:396–399, 1986.

[Tsa80]   N. K. Tsao. Error complexity analysis of algorithms for matrix multiplication and matrix chain product. *IEEE Transactions on Computers*, C-29:662–665, 1980.

[TSG06]   M. Tichy, J. Schier, and D. Gregg. FPGA Implementation of Adaptive Filters based on GSFAP using Log Arithmetic. In *IEEE Workshop on Signal Processing Systems Design and Implementation, 2006. SIPS '06*, pages 321–326. IEEE, October 2006.

[vDPS95]   R. vanDrunen, M. Diepenhorst, G. Poppinga, and L. Spaanenburg. A 32-bit complex-arithmetic integer logic unit with dynamic accuracy. In *Custom Integrated Circuits Conference, 1995., Proceedings of the IEEE 1995*, pages 33–36, May 1995.

[Vol59]   J. Volder. The CORDIC Computing Technique. *IRE Transactions on Electronic Computers*, EC-8(3):330–334, 1959. Reprinted in E. E. Swartzlander, \em Computer Arithmetic\/, Vol. 1, IEEE Computer Society Press Tutorial, Los Alamitos, CA, 1990.

[VP92]   V. L. Volkov and P. V. Pakshin. The logarithmic number system in control algorithms and information processing. *Soviet journal of computer and systems sciences*, 30(1):132–138, 1992.

[Wal05]   George E. Walters. Efficient Function Approximation Using Truncated Multipliers and Squarers. In *Proceedings of the 17th IEEE Symposium on Computer Arithmetic*, ARITH '05, pages 232–239, Washington, DC, USA, 2005. IEEE Computer Society.

[Wal13]   Karel Hubertus Gerardus Walters. *Versatile Architectures for Onboard Payload Signal Processing*. University of Twente, 2013.

[Wal15]   George E. Walters. Linear and Quadratic Interpolators Using Truncated-Matrix Multipliers and Squarers. *Computers*, 4(4):293–321, November 2015.

[Wil87]   Tim Williams. Logarithmic arithmetic logic unit, 1987.

[WKW99]   Y. Wan, M.A. Khalil, and C.-L. Wey. Efficient conversion algorithms for long-word-length binary logarithmic numbers and logic implementation. *IEE Proceedings - Computers and Digital Techniques*, 146(6):295, 1999.

[WLT+02]   Yan Wang, Hing Mo Lam, Chi-Ying Tsui, R. S Cheng, and Wai Ho Mow. Low complexity OFDM receiver using Log-FFT for coded OFDM system. In *IEEE International Symposium on Circuits and Systems, 2002. ISCAS 2002*, volume 3, pages III–445– III–448 vol.3. IEEE, 2002.

[Wo84]   G. Wolrich and others. A high performance floating-point coprocessor. *IEEE journal of solid-state circuits*, SC-19(5):690–696, October 1984. Reprinted in E. E. Swartzlander, \em Computer Arithmetic\/, Vol. 2, IEEE Computer Society Press Tutorial, Los Alamitos, CA, 1990.

[WTCM02]   Yan Wang, Chi-Ying Tsui, R. S Cheng, and Wai Ho Mow. Performance study of OFDM receiver using FFT based on log number system. In *Vehicular Technology Conference, 2002. VTC Spring 2002. IEEE 55th*, volume 3, pages 1257– 1259 vol.3. IEEE, 2002.

[Yoh73]   J. M. Yohe. Roundings in floating-point arithmetic. *IEEE Transactions on Computers*, C-22(6):577–586, June 1973.

[Yu90]   Lawrence Yu. *The Design and Implementation of a 30b Logarithmic Number System Processor*. PhD thesis, University of Toronto, 1990.

[ZG87]   J. H. P. Zurawski and J. B. Gosling. Design of a high-speed square root multiply and divide unit. *IEEE Transactions on Computers*, C-36:13–23, 1987.

[ZJD04a]   W. Zhang, G. A Jullien, and V. S Dimitrov. A programmable base 2D-LNS MAC with self-generated look-up tables. In *Proceedings of the 2004 International Symposium on Circuits and Systems (ISCAS '04)*, volume 2, pages II– 789–92 Vol.2. IEEE, May 2004.

[ZJD04b]   W. Zhang, G. A Jullien, and V. S Dimitrov. A programmable base MDLNS MAC with self-generated lookup table. In *4th IEEE International Workshop on System-on-Chip for Real-Time Applications, 2004.Proceedings*, pages 61– 64. IEEE, July 2004.

[ZM92]   Genzao Zhang and W.F. McGee. Resonator based logarithmic filter banks. *IEE Proceedings I Communications, Speech and Vision*, 139(1):36, 1992.