```
`timescale 1ns / 1ps
********
\star
* Module: FunRegister
\star
* Author: Eric Christie
* Class: ECEN 220, Section 1, Winter 2021
* Date: 3/2/21
*
* Description: Implementing 3 different
designs with Flip-Flop registers
\star
**********
**********
module FunRegister(
   input wire logic CLK, CLR, INC,
   input wire logic [3:0] DIN,
   output logic [3:0] Q, NXT);
   FDCE ff0 (.Q(Q[0]), .C(CLK),
```

endmodule