



# **MX1081**

Embedded Wi-Fi MCU module

Datasheet

1.8 Date: 2013-12-16

#### **Overview**


MX1081 is a complete WiFi MCU module which is designed for embedded wireless solution and a cost-effective, low power capabilities high performance MCU in M2M applications. It includes standards-based wired and wireless technologies to enable IP infrastructures for smart grid, smart home, security, building automation, toys, robots, remote health and wellness monitoring and other M2M applications.

The module integrates ARM Cortex<sup>TM</sup>-M3 MCU, clock, WIFi and front end into a smallest form factor LGA package. It is based on Broadcom IEEE802.11 b/g/n antenna diversity single-stream Broadcom align technology. Thus, it can be used to enable wireless connectivity to the simplest existing sensor products with minimal engineering effort.



### **Applications**

- Building Automation / Access Control
- Smart home appliances
- Medical/Health Care
- Industrial Automation Systems
- Point Of Sale system (POS)
- Auto electronics





## **REVISION HISTORY**

Version No.	Revised Date	Revised by	Description	Notes
1.0	2012-03-28	William	Preliminary specification released	Proposal
1.1	2012-04-09	Bruce	<ol> <li>Add Revision History information</li> <li>Modify Pin Description of the Pin24, Pin25, &amp;Pin26</li> </ol>	Proposal
1.2	2012-04-20	Bruce	<ol> <li>Update Block diagram (add DCMI Interface)</li> <li>Modify Pin Out Counts (change from 51 to 58), Pin Description</li> <li>Add DCMI Interface Characteristics</li> <li>Modify Mechanical Dimension</li> </ol>	Proposal
1.3	2012-06-27	Bruce	<ol> <li>Update Block Diagram</li> <li>Update Pin out counts &amp; Pin Description</li> <li>Update Mechanical Dimension</li> </ol>	Proposal
1.4	2012-07-19	Bruce	1. Update Block Diagram (add Timer Function) 2. Update Pin out counts & Pin Description 3. Add TIM timer Interface Characteristics 4. Add pin definition Mapping to STM32F20x LQFP176 information.	Proposal
1.5	2012-08-08	Bruce	<ol> <li>Update Block Diagram (add I2S/USB, Potentiometer Function)</li> <li>Update Pin out counts &amp; Pin Description</li> <li>Add I2S Interface Characteristics</li> <li>Modify Mechanical Dimension</li> <li>Update Module Recommend Footprint &amp; Stencil information</li> </ol>	Proposal
1.6	2012-08-14	Bruce	Update Module Recommend     Footprint & Stencil information	Proposal
1.7	2012-11-05	Bruce	Modify the Recommend footprint & Recommend Stencil     Add Alternate function mapping Table	Proposal
1.8	2012-11-23	Bruce	Modify current Consumption data of TX mode & RX mode.	Proposal



# **TABLE OF CONTENTS**

Revision History 2
1. Introduction 4
1.1 Description 4
1.2 Features5
2. Block Diagram 6
3. Electrical Specification7
3.1 Absolute Maximum Rating7
3.2 Recommendable Operation Condition
3.3 Current Consumption
4. RF Specification9
4.1 wireless Specification9
4.2 WiFi RF Transmitter Specification10
4.3 WIFi RF Receiver Specification12
5. Pin Definition14
5.1 The detail pin definition information 14
5.2 Alternate function mapping Table 18
6. Addition Information 22
6.1 Low Speed External Clock Source
Characteristics
6.2 Communications Interfaces
6.2.1 I2C Interface Characteristics
6.2.2 SPI Interface Characteristics
6.2.3 DCMI Interface Characteristics
6.2.4 TIM timer Interface Characteristics
6.2.5 I2S timer Interface Characteristics
6.2.5 USB HS characteristics29
7. Mechanical & Weight Specification 30

7.	1 Size of the Module30
7.	2 Weight of the Module30
7.	3 Mechanical Dimension30
8.	Recommend Footprint31
9.	Recommend Stencil32
10.	Recommended Reflow Profile 33
11.	Package and Storage Condition 33
	Package and Storage Condition 33  1.1 Package Dimension
1	
1 <sup>-</sup>	1.1 Package Dimension33
1° 1°	1.1 Package Dimension
1° 1° 1°	1.1 Package Dimension



#### 1. Introduction

#### 1.1 Description

This is a complete WiFi MCU module which is designed for embedded wireless solution and a cost-effective, low power capabilities high performance MCU in M2M applications. It includes standards-based wired and wireless technologies to enable IP infrastructures for smart grid, smart home, security, building automation, toys, robots, remote health and wellness monitoring and other M2M applications.

The module integrates ARM Cortex<sup>™</sup>-M3 MCU, clock, WIFi and front end into a smallest form factor LGA package. It is based on Broadcom IEEE802.11 b/g/n antenna diversity single-stream Broadcom align technology. Thus, it can be used to enable wireless connectivity to the simplest existing sensor products with minimal engineering effort.

The solution is provided as a module to reduce development time, lower manufacturing costs, save board space, ease certification, and minimize RF expertise required. Additionally it is provided as a complete platform solution including software drivers, sample applications, API guide, user documentation and a world-class support community.



#### 1.2 Features

MCU STM32 ARM 32-bit CortexTM-M3 Frequency up to 120 MHz

Diverse serial interface SPI, USART

Sensor applications support ADC, I2C, I2S, GPIO, CAN bus, 8-bit parallel camera interface,

Timers, USB

Debug interface support JTAG

On-chip functionality Single-chip MAC/BB/RF
Frequency Band 2.4 GHz

Transmit Power +17 dBm @b mode/11 Mbps

MIN Receiver Sensitivity -96 dBm

Network Standard 802.11b, 802.11g, 802.11n (single stream)

Modulation Modes CCK and OFDM with BPSK, QPSK, 16 QAM, 64QAM

Hardware Encryption WEP, WPA/WPA2

Supported Data Rates IEEE 802.11b 1 – 11 Mbps

IEEE 802.11g 6 – 54 Mbps

IEEE 802.11n (2.4 GHz) 7.2 – 72.2 Mbps

Advanced 1x1 802.11n features Full/Half Guard Interval

Frame Aggregation

Space Time Block Coding (STBC)

Low Density Parity Check (LDPC) Encoding

Two antenna configurations Supported antenna diversity

Operating Temperature  $-40^{\circ}$ C to  $85^{\circ}$ C

MSL level 3


Certification FCC and CE compliant







## 2. Block Diagram



ADC Analog to Digital Converter

**DAC** Digital to Analog Converter

Intelligent Interface Controller

SPI Serial Peripheral Interface
CAN Controller Area Network

**USART** Universal synchronous/asynchronous receiver transmitters

**DCMI** Digital Camera Interface (8-bit parallel)

**TIM** Timers

Inter-integrated sound

Potentiometer Thermal meter or sensor

Universal serial bus on-the-go high-speed



# 3. Electrical Specification

# 3.1 Absolute Maximum Rating

Supply Power	Max +4.35 Volt				
Storage	- 40° to 85° Celsius				
Temperature					
Voltage ripple	+/- 2%	Max. Values not exceeding Operating			
		voltage			
	Power	min	Max		
	VBAT	0	4		
Danna Committee	VDD3V3_1	0	4		
Power Supply Absolute	VDD3V3_2	0	4		
Maximum	VDD3V3_3	0	4		
Ratings	VDD_3V3_WIFI	0	6		
	VDD_3V3_WIFI_PA	0	6		
	VDDIO_WIFI	0	4		

# 3.2 Recommendable Operation Condition

## 3.2.1 Temperature, Humidity

The WiFi Network Controller module has to withstand the operational requirements as listed in the table below.

Operating Temperature	-40° to 85° Celsius	
Humidity range	Max 95%	Non condensing, relative humidity



#### 3.2.2 Voltage

Power supply for the WiFi Network Controller module will be provided by the host via the power pins

Symbol	Parameter	Min	Тур	Max	Unit
VBAT	MCU VBAT Voltage	2.0	3.3	3.6	V
VDD3V3_1	GPIO I/O Supply	2.4	3.3	3.6	V
VDD3V3_2	GPIO I/O Supply	2.4	3.3	3.6	V
VDD3V3_3	GPIO I/O Supply	2.4	3.3	3.6	V
VDD_3V3_WIFI	WiFi Voltage		3.3	3.6	V
VDD_3V3_WIFI_PA	WiFi PA Voltage		3.3	3.6	V
VDDIO_WIFI	MCU With WiFi		3.3	3.6	V
	Only WiFi Function	1.8	3.3	3.6	V

### **3.3 Current Consumption**

#### 3.3.1 WLAN

Condition: Condition: 25deg.C, includes Both WiFi and Micro-Controller

Item	Condition	Min	Nom	Max	Unit
Tx mode(11b Max current)	11Mbps		345		mA
Tx mode(11g Max current)	54Mbps		250		mA
Tx mode(11n Max current)	MCS7		210		mA
	11b (11Mbps)		115	150	mA
Rx mode	11g (54Mbps)		115	150	mΑ
	11n (MCS7)		115	150	mA



## 4. RF Specification

# 4.1 wireless Specification

The WiFi Network Controller module complies with the following features and standards;

Features	Description
WLAN Standards	IEEE 802 Part 11b/g/n (802.11b/g/n single stream n)
Antenna Port	Support Single Antenna for WiFi
Frequency Band	2.400 – 2.484 GHz

The RF performance of WiFi Network Controller is given as follows. The default voltage is 3.3V.

Features	Description			
Frequency Band	2.4000 - 2.497 GHz (2.4 GHz ISM Band)			
Number of selectable Sub	14 channels			
channels				
Modulation	OFDM, DSSS (Direct Sequence Spread Spectrum),			
	DBPSK, DQPSK, CCK, 16QAM, 64QAM			
Supported rates	1,2, 5.5,11,6,9,12,24,36,48,54 Mbps & HT20 MCS 0~7			
Maximum receive input level	- 10dBm (with PER < 8%@11 Mbps)			
	- 20dBm (with PER < 10%@54 Mbps)			
	- 20dBm (with PER < 10%@MCS7)			
Output Power	17dBm @ 802.11b			
	13dBm @ 802.11g			
	11dBm @ 802.11n			
Carrier Frequency Accuracy	+/- 20ppm (crystal: 26MHz +/-10ppm in 250C)			



### 4.2 WiFi RF Transmitter Specification

802.11b Transmit					
Item	Condition	Min.	Тур.	Max.	Unit
Transmit output power level	1M/2M/5.5M/11M		17		dBm
Transmit center frequency tolerance		-20		20	ppm
Transmit	Fc-22MHz <f<fc-11mhz &="" 11mbps;="" 1~13)<="" 2="" 5.5="" channel="" fc+11mhz<f<fc+22mhz(1="" td=""><td></td><td></td><td>-30*</td><td>dBr</td></f<fc-11mhz>			-30*	dBr
spectrum mask	F <fc-22mhz &<br="">F&gt;Fc+22MHz(1/2/5.5/11Mbps; channel 1~13)</fc-22mhz>			-50*	dBr
Transmit power -on	10% ~ 90 %		0.3	2*	us
Transmit power - down	90% ~ 10 %		1.5	2*	us
Transmit modulation accuracy	1/2/5.5/11 Mbps		-17	-10	dB

<sup>\*&</sup>quot; indicates IEEE802.11 specification



802.11g Transmit						
Item	Condition	Min.	Тур.	Max.	Unit	
Tanana and tanana					dBm	
Transmit output power level	6M/9M/12M/18M/24M/36M/48M/54M		13		dBm	
power level					dBm	
Transmit center frequency tolerance		-20	0	20	ppm	
	6Mbps			-5*	dB	
	9Mbps			-8*	dB	
	12Mbps			-10*	dB	
Transmit modulation	18Mbps			-13*	dB	
accuracy	24Mbps			-16*	dB	
accuracy	36Mbps			-19*	dB	
	48Mbps			-22*	dB	
	54Mbps			-25*	dB	
<b>-</b> .,	@ 11MHz			-20*	dBr	
Transmit	@ 20MHz			-28*	dBr	
spectrum mask	@ 30MHz			-40*	dBr	

	802.11n Transmit				
Item	Condition	Min.	Тур.	Max.	Unit
Tuese entitle enterest					dBm
Transmit output power level	HT20 MCS 0~7		11		dBm
power level					dBm
Transmit center frequency tolerance		-20	0	20	ppm
Transmit					dB
modulation accuracy	HT20, MCS0~7			-28*	dB
	@ 11MHz			-20*	dBr
Transmit Spectrum mask	@ 20MHz			-28*	dBr
opectrum mask	@ 30MHz			-40*	dBr

<sup>\*&</sup>quot; indicates IEEE802.11 specification



# 4.3 WIFi RF Receiver Specification

802.11 b Receiver											
Item	Max.	Unit									
	1Mbps			-80*	dBm						
Receiver minimum	2Mbps			-80*	dBm						
input level sensitivity (PER< 8 %)	5.5Mbps			-76*	dBm						
(* = * * * * * * * * * * * * * * * * * *	11Mbps			-76*	dBm						
Receiver maximum input level sensitivity (PER< 8 % )	1/2/5.5/11 Mbps		C	-10*	dBm						

<sup>&</sup>quot;\*" indicates IEEE802.11 specification

	802.11g Receive	er			
Item	Condition	Min.	Тур.	Max.	Unit
	6Mbps			-82*	dBm
	9Mbps			-81*	dBm
	12Mbps			-79*	dBm
Receiver minimum	18Mbps			-77*	dBm
input level sensitivity (PER<10 %)	24Mbps			-74*	dBm
(* = * * * * * * * * * * * * * * * * * *	36Mbps			-70*	dBm
	48Mbps			-66*	dBm
	54Mbps			-65*	dBm
Receiver maximum input level (PER<10%)	6/9/12/18/24/36/48/54			-20*	dBm

<sup>&</sup>quot;\*" indicates IEEE802.11 specification

	802.11n Receive	er			
Item	Condition	Min.	Тур.	Max.	Unit
	HT20, MCS0			-82*	dBm
	HT20, MCS1			-79*	dBm
	HT20, MCS2			-77*	dBm
Receiver minimum	HT20, MCS3			-74*	dBm
input level sensitivity (PER<10 %)	HT20, MCS4			-70*	dBm
(* = * * * * * * * * * * * * * * * * * *	HT20, MCS5			-66*	dBm
	HT20, MCS6			-65*	dBm
	HT20, MCS7		C	-64*	dBm
Receiver maximum input level (PER<10%)	MSC0~MSC7		0	-20*	dBm

<sup>&</sup>quot;\*" indicates IEEE802.11 specification



# 5. Pin Definition

# 5.1 The detail pin definition information

Pin Number	Pin Name	type	Description	Alternate Function	Mapping STM32F20x LQFP176
1	GND	I/O	Ground		
2	ANT	I/O	RF transmitter output and RF receiver input		
3	GND	-	Ground		
4	RF_SW_CTRL_ANT1	I/O	Antenna diversity control signal		
5	RF_SW_CTRL_ANT0	I/O	Antenna diversity control signal	5	
6	GND	-	Ground	_ 0, -	
7	VDD_3V3_Wifi_PA	PI	Wi-Fi PA power supply	25	
8	VDD_3V3_Wifi_PA	PI	Wi-Fi PA power supply		
9	GND	-	Ground		
10	MICRO_SPI_SSN	I/O	MCU_SPI_SSN	ADC_IN_4 / DAC1_OUT / EVENTOUT / General purpose I/O	PA4
11	MICRO_SPI_SCK	I/O	MCU_SPI_SCK form MCU	ADC_IN_5 / TIMER/DAC2_OUT / EVENTOUT / General purpose I/O	PA5
12	DCMI_PIX_CLK /MICRO_SPI_MISO	1/0	MCU_DCMI_PIX_CLK or MCU_SPI_MISO	ADC_IN_6 / TIMER/EVENTOUT / General purpose I/O	PA6
13	MICRO_SPI_MOSI	I/O	MCU_SPI_MOSI	ADC_IN_7 / TIMER/EVENTOUT / General purpose I/O	PA7
14	WIFI_VDD_EN	I/O	Enable Wi-Fi VDD		
15	GND	-	Ground		
16	VDD_3V3_3	PI	DC supply for MCU and I/O		
17	GND		Ground		
18	VDD_3V3_Wifi_IN	PI	Wi-Fi power supply		
19	VDD_3V3_Wifi_IN	IP	Wi-Fi power supply		
20 21	GND DCMI_HSYNC	- I/O	Ground MCU_DCMI_HSYNC	EVENTOUT / General purpose I/O	PH8
22	DCMI_D0	I/O	MCU_DCMI_D0	EVENTOUT / General purpose I/O	PH9
23	DCMI_D1	I/O	MCU_DCMI_D1	EVENTOUT / General purpose I/O	PH10



Pin Number	Pin Name	type	Description	Alternate Function	Mapping STM32F20x LQFP176
24	DCMI_D2	I/O	MCU_DCMI_D2	EVENTOUT / General purpose I/O	PH11
25	DCMI_D3	I/O	MCU_DCMI_D3	EVENTOUT / General purpose I/O	PH12
26	DCMI_D4	I/O	MCU_DCMI_D4	EVENTOUT / General purpose I/O	PH14
27	GND	PI	Ground		
28	MICRO_UART_TX	I/O	MCU_UART_TX	EVENTOUT/TIMER/ General purpose I/O	PA9
29	MICRO_UART_RX	I/O	MCU_UART_TX	EVENTOUT/ TIMER/ General purpose I/O	PA10
30	32K_PWM_OUT	Τ	WiFi 32.768KHz (Sleep Clock) input		
31	CAN_RX	I/O	MCU_CAN_RX	EVENTOUT/ General purpose I/O	PD0
32	CAN_TX	I/O	MCU_CAN_TX	EVENTOUT / General purpose I/O	PD1
33	GND	•	Ground		
34	MICRO_USART2_TX	I/O	MCU_USART2_TX	EVENTOUT / General purpose I/O	PD5
35	MICRO_USART2_RX	I/O	MCU_USART2_RX	EVENTOUT / General purpose I/O	PD6
36	MICRO_JATG_TMS	I/O	MCU_JATG_TMS	EVENTOUT / General purpose I/O	PA13
37	MICRO_JATG_TCK	I/O	MCU_JATG_TCK	EVENTOUT / General purpose I/O	PA14
38	MICRO_JATG_TDI	1/0	MCU_JATG_TDI	EVENTOUT/TIMER/ General purpose I/O	PA15
39	MICRO_JATG_TDO	1/0	MCU_JATG_TDO	EVENTOUT / General purpose I/O	PB3
40	MICRO_JATG_TRSTN	I/O	MCU_JATG_RSTN	EVENTOUT / General purpose I/O	PB4
41	VDD_3V3_2	Pl	DC supply for MCU and I/O		
42	VDDIO_WIFI	Pl	DC supply for WIFI and I/O		
43	GND	-	Ground		
44	WL_RST_N	I/O	WIFI Reset (If use Only WiFi Function)		
45	MICRO_ I2C1_SCL	I/O	MCU_I2C1_SCL	EVENTOUT/ General purpose I/O	PB6
46	MICRO_ I2C1_SDA	I/O	MCU_I2C1_SDA	EVENTOUT General purpose I/O	PB7
47	воото	0	Normal operation if connected to ground at power up.		воото
48	GND	ı	Ground		



Pin Number	Pin Name	type	Description	Alternate Function	Mapping STM32F20x LQFP176
49	DCMI_D5	I/O	MCU_DCMI_D5	EVENTOUT / General purpose I/O	PI4
50	DCMI_VSYNC	I/O	MCU_DCMI_VSYNC	EVENTOUT / General purpose I/O	PI5
51	DCMI_D6	I/O	MCU_DCMI_D6	EVENTOUT / General purpose I/O	PI6
52	DCMI_D7	I/O	MCU_DCMI_D7	EVENTOUT / General purpose I/O	PI7
53	GND	-	Ground		
54	GND	-	Ground		
55	OSC_32K_IN	I/O	MCU_32KHz Crystal input		PC14
56	OSC_32K_OUT	I/O	MCU_32KHz Crystal output		PC15
57	GND	-	Ground		
58	LED0	0	LED		PI9
59	GND	-	Ground		
60	VBAT	PI	Power supply for backup circuitry when VDD is not present		
61	GND	-	Ground		
62	MICRO_GPIO_0	I/O	MCU_General purpose I/O	EVENTOUT / I2C2_SDA	PF0
63	MICRO_GPIO_1	I/O	MCU_General purpose I/O	EVENTOUT / I2C2_SCL	PF1
64	MICRO_RST_N	I/O	MCU_RST_N		RST_L
65	WL_CLK_REQ	I/O	WIFI_CLK_Request		
66	GND	-	Ground		
67	VDD_3V3_1	PI	DC supply for MCU and I/O		
68	GND		Ground		
69	MICRO_WKUP	I/O	MCU_WKUP		PA0
70	MICRO_ADC_IN1	I/O	MCU_ADC_IN_1	EVENTOUT / TIMER/ General purpose I/O	PA1
71	MICRO_ADC_IN2	I/O	MCU_ADC_IN_2	EVENTOUT / TIMER/ General purpose I/O	PA2
72	MICRO_ADC_IN3	I/O	MCU_ADC_IN_3	EVENTOUT / TIMER/ General purpose I/O	PA3
73	GND		Ground		
74	MICRO_I2S2_WS	I/O	MCU_I2S2_WS	EVENTOUT / General purpose I/O	PB12
75	SDIO_DATA_2	I/O	WIFI_SDIO_DATA2		
76	SDIO_DATA_0	I/O	WIFI_SDIO_DATA0	WIFI_SPI_MISO	
77	SDIO_DATA_1	I/O	WIFI_SDIO_DATA_1	WIFI_SPI_IRQ	
78	SDIO_DATA_3	I/O	WIFI_SDIO_DATA_3	WIFI_SPI_CSX	



Pin Number	Pin Name	type	Description	Alternate Function	Mapping STM32F20x LQFP176
79	SDIO_DATA_CLK	I/O	WIFI_SDIO_DATA_CLK	WIFI_SPI_CLK	
80	SDIO_DATA_CMD	I/O	WIFI_SDIO_DATA_CMD	WIFI_SPI_MOSI	
81	MICRO_TIM8_CH1N	I/O	MCU_TIM8_CH1N	EVENTOUT / General purpose I/O	PH13
82	MICRO_TIM8_CH3N	I/O	MCU_TIM8_CH3N	EVENTOUT / General purpose I/O	PH15
83	MICRO_SPI2_MISO	I/O	MCU_SPI2_MISO	EVENTOUT / TIMER/ General purpose I/O	PI2
84	MICRO_SPI2_SCK	I/O	MCU_SPI2_SCK	EVENTOUT / General purpose I/O	PI1
85	MICRO_SPI2_NSS	I/O	MCU_SPI2_NSS	EVENTOUT / TIMER/ General purpose I/O	PI0
86	MICRO_SPI2_MOSI	I/O	MCU_SPI2_MOSI	EVENTOUT / TIMER/ General purpose I/O	PI3
87	MICRO_I2S2_MCK	I/O	MCU_I2S2_MCK	EVENTOUT / TIMER/ General purpose I/O	PC6
88	MICRO_TIM9_CH1	I/O	MCU_TIM9_CH1	EVENTOUT / General purpose I/O	PE5
89	MICRO_TIM9_CH2	I/O	MCU_TIM9_CH2	EVENTOUT / General purpose I/O	PE6
90	Potentiometer	1/0	MCU_Potentiometer	EVENTOUT / TIMER/ADC/ General purpose I/O	PF9
91	WL_GPIO_0		WiFi_General purpose I/O		
92	WL_GPIO_1	I/O	WiFi_General purpose I/O		
93	MICRO_I2S2_SCK	I/O	MCU_I2S2_SCK	EVENTOUT / TIMER/ General purpose I/O	PB10
94	USB_HS_DP  I/O MCU_USB_HS_DP  TI G		EVENTOUT / TIMER/ General purpose I/O	PB15	
95	95 USB_HS_DM		MCU_USB_HS_DM	EVENTOUT / TIMER/ General purpose I/O	PB14

<sup>\*</sup> Marked yellow Pins are only using in WICED Module without MCU function.



# **5.2 Alternate function mapping Table**

		AFO	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF12	AF13	AF14	AF15
Pin NO	Mapping STM32F 20x_LQ FP176	SYS	TIM1/2	TIM3/ 4/5	TIM8/ 9/10/1 1	12C1/I 2C2/ 12C3	SPI1/S PI2/ I2S2	SPI3/ I2S3	UASRT 1/2/3	UART4 /5/US ART6	CAN1/ CAN2/ TIM12 /13/14	OTG_F S/ OTG_H S	FSMC/ SDIO/ OTG_H S	DCMI	ADC/ DAC	EVENTO UT/ GPIO
10	PA4						SPI1_ NSS	SPI3_ NSS, I2S3_ WS	USART2 _CK				OTG_HS _SOF	DCMI_ HSYNC	ADC12 _IN4 /DAC1 _OUT	EVENTOU T/GPIO
11	PA5		TIM2_CH 1, TIM2_ETR		TIM8_ CH1N		SPI1_ SCK					OTG_HS _ULPI_ CK			ADC12 _IN5 /DAC2 _OUT	EVENTOU T/GPIO
12	PA6		TIM1_BKI N	TIM3_ CH1	TIM8_ BKIN		SPI1_ MISO		,6		TIM13_ CH1			DCMI_ PIXCK	ADC12 _IN6	EVENTOU T/GPIO
13	PA7		TIM1_CH1 N	TIM3_ CH2	TIM8_ CH1N		SPI1_ MOSI				TIM14_ CH1				ADC12 _IN7	EVENTOU T/GPIO
21	PH8					I2C3_ SDA								DCMI_ HSYNC		EVENTOU T/GPIO
22	PH9					I2C3_ SMBA		5			TIM12_ CH2			DCMI_ D0		EVENTOU T/GPIO
23	PH10			TIM5_ CH1			<b>6</b>							DCMI_ D1		EVENTOU T/GPIO
24	PH11			TIM5_ CH2										DCMI_ D2		EVENTOU T/GPIO
25	PH12			TIM5_ CH3										DCMI_ D3		EVENTOU T/GPIO
26	PH14				TIM8_ CH2N	Y								DCMI_ D4		EVENTOU T/GPIO
28	PA9		TIM1_CH2			I2C3_ SMBA			USART1 _TX					DCMI_ D0		EVENTOU T/GPIO
29	PA10		TIM1_CH3						USART1 _RX			OTG_FS _ID		DCMI_ D1		EVENTOU T/GPIO
31	PD0										CAN1_ RX		FSMC_ D2			EVENTOU T/GPIO
32	PD1										CAN1_ TX		FSMC_ D3			EVENTOU T/GPIO
34	PD5								USART2 _TX				FSMC_ NWE			EVENTOU T/GPIO
35	PD6								USART2 _RX				FSMC_ NWAIT			EVENTOU T/GPIO
36	PA13	JTMS-														EVENTOU



		SWDIO														T/GPIO
	1	AFO	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF12	AF13	AF14	AF15
Pin NO.	Mapping STM32F 20x_LQ FP176	SYS	TIM1/2	TIM3/ 4/5	TIM8/ 9/10/1 1	12C1/I 2C2/ 12C3	SPI1/S PI2/ I2S2	SPI3/ I2S3	UASRT 1/2/3	UART4 /5/US ART6	CAN1/ CAN2/ TIM12 /13/14	OTG_FS / OTG_HS	FSMC/ SDIO/ OTG_H S	DСМI	ADC/ DAC	GPIO
37	PA14	JTCK- SWCLK										)				EVENTOU T/GPIO
38	PA15	JTDI	TIM2_CH1 TIM2_ETR				SPI1_NS S	SPI3_ NSS, I2S3_WS								EVENTOU T/GPIO
39	PB3	JTDO/ TRACES WO	TIM2_CH2				SPI1_SC K	SPI3_ SCK, I2S3_ SCK		2						EVENTOU T/GPIO
40	PB4	JTRST		TIM3_C H1			SPI1_MI SO	SPI3_ MISO	,6							EVENTOU T/GPIO
45	PB6			TIM4_C H1		I2C1_SC L			USART1 _TX		CAN2_T X			DCMI_D 5		EVENTOU T/GPIO
46	PB7			TIM4_C H2		I2C1_SD A			USART1 _RX				FSMC_ NL	DCMI_ VSYNC		EVENTOU T/GPIO
49	PI4				TIM8_ BKI N			9						DCMI_D 5		EVENTOU T/GPIO
50	PI5				TIM8_ CH1		4							DC MI _VSYN C		EVENTOU T/GPIO
51	PI6				TIM8_ CH2									DCMI_D 6		EVENTOU T/GPIO
52	PI7				TIM8_ CH3	8								DCMI_D 7		EVENTOU T/GPIO
62	PFO				0	I2C2_SD A							FSMC_ A0			EVENTOU T/GPIO
63	PF1					I2C2_SC L							FSMC_ A1			EVENTOU T/GPIO
69	PAO- WKUP		TIM2_CH1 TIM2_ETR	TIM5_C H1	TIM8_ ETR				USART2 _CTS	UART4_ TX					ADC12 3_IN0	EVENTOU T/GPIO
70	PA1		TIM2_CH2	TIM5_C H2					USART2 _RTS	UART4_ RX					ADC12 3_IN1	EVENTOU T/GPIO
71	PA2		TIM2_CH3	TIM5_C H3	TIM9_ CH1				USART2 _TX						ADC12 3_IN2	EVENTOU T/GPIO
72	PA3		TIM2_CH4	TIM5_C H4	TIM9_ CH2				USART2 _RX			OTG_HS _ULPI_D0			ADC12 3_IN3	EVENTOU T/GPIO
74	PB12		TIM1_BKIN			I2C2_SM	SPI2_	_	USART3		CAN2_R	OTG_HS	OTG_H			EVENTOU



	I					BA	NSS.		_CK		Χ	ULPI D5	S_ID			T/GPIO
							I2S2_WS									170110
	1															
Pin NO.	Mapping STM32F 20x_LQ FP176	SYS	AF1 TIM1/2	TIM3/ 4/5	AF3 TIM8/ 9/10/1 1	AF4 I2C1/I 2C2/ I2C3	AF5 SPI 1/S PI 2/ I 2S2	AF6 SPI3/ I2S3	AF7 UASRT 1/2/3	AF8 UART4 /5/US ART6	AF9 CAN1/ CAN2/ TIM12 /13/14	OTG_FS / OTG_HS	AF12 FSMC/ SDIO/ OTG_H S	DCMI	AF14  ADC/ DAC	AF15 GPIO
81	PH13				TIM8_ CH1N						CAN1_ TX					EVENTOU T/GPIO
82	PH15				TIM8_ CH3N					0				DCMI_ D11		EVENTOU T/GPIO
83	PI2				TIM8_ CH4		S PI2_ MISO							DCMI_D 9		EVENTOU T/GPIO
84	PI1						SPI 2_ SCK, I2S2_ SC K	3	5					DCMI_D 8		EVENTOU T/GPIO
85	PIO			TIM5_ CH4			SPI 2_ NSS, I2S2_ WS							DCMI_ D13		EVENTOU T/GPIO
86	PI3				TIM8_ ETR		S PI2_ MOSI, I2S2_ SD							DCMI_ D10		EVENTOU T/GPIO
87	PC6			TIM3_ CH1	TIM8_ CH1		I2S2_ MCK			USART6 _TX			SDIO_ D6	DCMI_D 0		EVENTOU T/GPIO
88	PE5	TRACED2			TIM9_ CH1	8							FSMC_ A21	DCMI_D 6		EVENTOU T/GPIO
89	PE6	TRACED3			TIM9_ CH2								FSMC_ A22	DCMI_D 7		EVENTOU T/GPIO
90	PF9										TIM14_ CH1		FSMC_ CD		ADC3_I N7	EVENTOU T/GPIO
93	PB10		TIM2_ CH3			I2C2_ SCL	SPI2_ SCK, I2S2_ SCK		USART3 _TX			OTG_HS _ULPI_D3				EVENTOU T/GPIO
94	PB15	RTC_50H z	TIM1_ CH3N		TIM8_ CH3N		SPI2_ MOSI, I2S2_SD				TIM12_ CH2		OTG_H S_DP			EVENTOU T/GPIO
95	PB14		TIM1_ CH2N		TIM8_ CH2N		SPI2_ MISO		USART3 _RTS		TIM12_ CH1		OTG_H S_DM			EVENTOU T/GPIO






# 6. Addition Information

# **6.1 Low Speed External Clock Source Characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSE_ext</sub>	User External clock source frequency <sup>(1)</sup>		-	32.768	1000	kHz
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage		0.7V <sub>DD</sub>	-	V <sub>DD</sub>	v
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage		V <sub>SS</sub>	-	0.3V <sub>DD</sub>	·
t <sub>w(LSE)</sub>	OSC32_IN high or low time <sup>(1)</sup>		450	-	-	ns
t <sub>r(LSE)</sub>	OSC32_IN rise or fall time <sup>(1)</sup>		-	-	50	113
C <sub>in(LSE)</sub>	OSC32_IN input capacitance <sup>(1)</sup>		-	5	-	pF
DuCy <sub>(LSE)</sub>	Duty cycle		30	-	70	%
ΙL	OSC32_IN Input leakage current	$V_{SS}\!\leq\!V_{IN}\!\leq\!V_{DD}$	-	-	±1	μA

<sup>1.</sup> Guaranteed by design, not tested in production.





#### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified above table. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>F</sub>	Feedback resistor		-	18.4	-	МΩ
C <sup>(2)</sup>	Recommended load capacitance versus equivalent serial resistance of the crystal (R <sub>S</sub> ) <sup>(3)</sup>	R <sub>S</sub> = 30 kΩ	-	-	15	pF
l <sub>2</sub>	LSE driving current	$V_{DD} = 3.3 \text{ V}, V_{IN} = V_{SS}$	-	-	3.5	μA
g <sub>m</sub>	Oscillator Transconductance		7	-	•	μ <b>A</b> /V
t <sub>SU(LSE)</sub> <sup>(4)</sup>	startup time	V <sub>DD</sub> is stabilized	•	2	•	S

- 1. Based on characterization, not tested in production.
- 2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
- 3. The oscillator selection can be optimized in terms of supply current using an high quality resonator with small RS value for example MSIV-TIN32.768kHz. Refer to crystal manufacturer for more details
- tSU(LSE) is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer



#### 6.2 Communications Interfaces

#### 6.2.1 I2C Interface Characteristics

Symbol	Parameter	Standard r	Standard mode I <sup>2</sup> C <sup>(1)</sup> Fast mode I <sup>2</sup> C <sup>(1)</sup>		e I <sup>2</sup> C <sup>(1)(2)</sup>	Unit
Symbol	Farameter	Min	Max	Min	Max	Oilit
t <sub>w(SCLL)</sub>	SCL clock low time	4.7	-	1.3	-	III C
t <sub>w(SCLH)</sub>	SCL clock high time	4.0	-	0.6	-	μs
t <sub>su(SDA)</sub>	SDA setup time	250	-	100	-	
t <sub>h(SDA)</sub>	SDA data hold time	0(3)	-	0 <sup>(4)</sup>	900 <sup>(3)</sup>	
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time	-	1000	20 + 0.1C <sub>b</sub>	300	ns
t <sub>f(SDA)</sub> t <sub>f(SCL)</sub>	SDA and SCL fall time	-	300	•	300	
t <sub>h(STA)</sub>	Start condition hold time	4.0	-	0.6	-	
t <sub>su(STA)</sub>	Repeated Start condition setup time	4.7	-	0.6	-	μs
t <sub>su(STO)</sub>	Stop condition setup time	4.0	-	0.6	-	μs
t <sub>w(STO:STA)</sub>	Stop to Start condition time (bus free)	4.7	-	1.3	-	μS
C <sub>b</sub>	Capacitive load for each bus line	-	400	-	400	pF


<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>2.</sup> fP CLK1 must be at least 2 MHz to achieve standard mode I2C frequencies. It must be at least 4MHz to achieve fast mode I2C frequencies, and a multiple of 10 MHz to reach the 400 kHz maximum I2C fast mode clock.

<sup>3.</sup> The maximum hold time of the Start condition has only to be met if the interface does not stretch the low period of SCL signal.

<sup>4.</sup> The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.





Measurement points are done at CMOS levels: 0.3V<sub>DD</sub> and 0.7V<sub>DD</sub>.



#### 6.2.2 SPI Interface Characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>SCK</sub>	SPI clock frequency	Master mode	-	30	MHz
1/t <sub>c(SCK)</sub>	SPI Clock frequency	Slave mode	-	30	IVITIZ
$t_{r(SCL)} \ t_{f(SCL)}$	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	8	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%
t <sub>su(NSS)</sub> <sup>(2)</sup>	NSS setup time	Slave mode	4t <sub>PCLK</sub>	-	
t <sub>h(NSS)</sub> <sup>(2)</sup>	NSS hold time	Slave mode	2t <sub>PCLK</sub>	-	
t <sub>w(SCLH)</sub> (2) t <sub>w(SCLL)</sub> (2)	SCK high and low time	Master mode, f <sub>PCLK</sub> = 30 MHz, presc = 2	t <sub>PCLK</sub> -3	t <sub>PCLK</sub> +3	
t <sub>su(MI)</sub> (2)	Data input setup time	Master mode	5	-	
t <sub>su(MI)</sub> (2) t <sub>su(SI)</sub> (2)	Slave mode		5	-	
t <sub>h(MI)</sub> (2) t <sub>h(SI)</sub> (2)	Data input hold time	Master mode	5	-	
t <sub>h(SI)</sub> <sup>(2)</sup>	Data input noid time	Slave mode		-	ns
t <sub>a(SO)</sub> (2)(3)	Data output access time	Slave mode, f <sub>PCLK</sub> = 20 MHz	0	3t <sub>PCLK</sub>	
t <sub>dis(SO)</sub> (2)(4)	Data output disable time	Slave mode	2	10	
t <sub>v(SO)</sub> (2)(1)	Data output valid time	Slave mode (after enable edge)	-	25	
t <sub>v(MO)</sub> (2)(1)	Data output valid time	Master mode (after enable edge)	-	5	
t <sub>h(SO)</sub> (2)	Slave mode (after enable edge)		15	-	
t <sub>h(MO)</sub> (2)	Data output hold time	Master mode (after enable edge)	2	-	

<sup>1.</sup> Remapped SPI1 characteristics to be determined.

### 6.2.3 DCMI Interface Characteristics

Symbo	Parameter	Conditions	Min	Max	Unit
	Frequency ratio DCMI_PIXCLK/f <sub>HCLK</sub>	DCMI_PIXCLK= 48 MHz		0.4	

<sup>2.</sup> Based on characterization, not tested in production.

<sup>3.</sup> Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

<sup>4.</sup> Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z



### 6.2.4 TIM timer Interface Characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
		AHB/APB1 prescaler distinct	1	-	t <sub>TIMxCLK</sub>
t <sub>res(TIM)</sub>	Timer resolution time	from 1, f <sub>TIMxCLK</sub> = 60 MHz	16.7	-	ns
` '		AHB/APB1 prescaler = 1,	1	-	t <sub>TIMxCLK</sub>
		f <sub>TIMxCLK</sub> = 30 MHz	33.3	-	ns
f <sub>EXT</sub>	Timer external clock		0	f <sub>TIMxCLK</sub> /2	MHz
EXI	frequency on CH1 to CH4		0	30	MHz
Res <sub>TIM</sub>	Timer resolution		-	16/32	bit
	16-bit counter clock period		1	65536	t <sub>TIMxCLK</sub>
t	when internal clock is selected	f <sub>TIMxCLK</sub> = 60 MHz APB1= 30 MHz	0.0167	1092	μs
<sup>†</sup> COUNTER	32-bit counter clock period	A B1= 30 Wi12	1	-	t <sub>TIMxCLK</sub>
	when internal clock is selected		0.0167	71582788	μs
tury count	Maximum possible count		-	65536 × 65536	t <sub>TIMxCLK</sub>
t <sub>MAX_COUNT</sub>	INIAAIIIIUIII possible coulit		-	71.6	s

<sup>1.</sup> TIMx is used as a general term to refer to the TIM2, TIM3, TIM4, TIM5, TIM6, TIM7, and TIM12 timers.



#### 6.2.5 I<sub>2</sub>S timer Interface Characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>CK</sub>	I <sup>2</sup> S clock frequency	Master	1.23	1.24	MHz
1/t <sub>c(CK)</sub>	1-3 clock frequency	Slave	0	TBD	IVITIZ
t <sub>r(CK)</sub> t <sub>f(CK)</sub>	I <sup>2</sup> S clock rise and fall time	capacitive load C <sub>L</sub> = 50 pF	-	TBD	
t <sub>v(WS)</sub> (2)	WS valid time	Master	0.3	-	
t <sub>h(WS)</sub> <sup>(2)</sup>	WS hold time	Master	0	-	]
t <sub>su(WS)</sub> <sup>(2)</sup>	WS setup time	Slave	3	-	]
t <sub>h(WS)</sub> <sup>(2)</sup>	WS hold time	Slave	0	-	1
w(CKH) (2) w(CKL) (2)	CK high and low time	Master f <sub>PCLK</sub> = 120 MHz, presc = 7	396	-	
t <sub>su(SD_MR)</sub> (2) t <sub>su(SD_SR)</sub>	Data input setup time	Master receiver Slave receiver	45 0	-	
t <sub>h(SD_MR)</sub> (2)(3) t <sub>h(SD_SR)</sub> (2)(3)	Data input hold time	Master receiver Slave receiver	13 0	-	ns
t <sub>h(SD_MR)</sub> <sup>(2)</sup> t <sub>h(SD_SR)</sub> <sup>(2)</sup>	Data input hold time	Master f <sub>PCLK</sub> = 120 MHz, Slave f <sub>PCLK</sub> =120 MHz	13 0	-	
t <sub>v(SD_ST)</sub> (2)(3)	Data output valid time	Slave transmitter (after enable edge)	-	12	
,		f <sub>PCLK</sub> = 120 MHz	-	12	]
t <sub>h(SD_ST)</sub> (2)	Data output hold time	Slave transmitter (after enable edge)	10	-	
t <sub>v(SD_MT)</sub> (2)(3)	Data output valid time	Master transmitter (after enable edge)	-	4	
-,,		f <sub>PCLK</sub> = 120 MHz	4	6	
t <sub>h(SD_MT)</sub> <sup>(2)</sup>	Data output hold time	Master transmitter (after enable edge)	0	-	]

TBD stands for "to be defined".
 Based on design simulation and/or characterization results, not tested in production.
 Depends on f<sub>PCLK</sub>. For example, if f<sub>PCLK</sub>=8MHz, then TPCLK=f / f<sub>PCLK</sub>=125ns.



### 6.2.5 USB HS characteristics

USB HS DC electrical characteristics

Symbol		Parameter	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit
Input level	$V_{DD}$	Ethernet operating voltage	2.7	3.6	٧


All the voltages are measured from the local ground potential.

#### Clock timing parameters

Input level	V <sub>DD</sub>	Ethernet operating	voltage		2.7	3.6	V	
	J	asured from the loo	cal ground poter	itial.				_0
Clock timing	g parame	eters						
	Parameter	(1)	Symbol	Min	Nominal	Max	Unit	
Frequency (first	t transition)	8-bit ±10%	F <sub>START_8BIT</sub>	54	60	66	MHz	
Frequency (stea	ady state) ±	500 ppm	F <sub>STEADY</sub>	59.97	60	60.03	MHz	
Duty cycle (first	t transition)	8-bit ±10%	D <sub>START_8BIT</sub>	40	50	60	%	
Duty cycle (stea	ady state) ±	500 ppm	D <sub>STEADY</sub>	49.975	50	50.025	%	5
Time to reach the duty cycle after		ate frequency and	T <sub>STEADY</sub>	-	-	1.4	ms	3
Clock startup tir	me after the	Peripheral	T <sub>START_DEV</sub>	-	-	5.6	ms	
de-assertion of	SuspendM	Host	T <sub>START_HOST</sub>	-	-	-	1115	
PHY preparatio of the input clos		the first transition	T <sub>PREP</sub>	-	-	-	μs	
								-

<sup>1.</sup> Guaranteed by design, not tested in production.

#### ULPI timing diagram



#### ULPI timing

Parameter	Cumbal	Valu	ле <sup>(1)</sup>	Unit	
Parameter	Symbol	Min.	Max.	Oill	
Control in (ULPI_DIR) setup time		-	2.0		
Control in (ULPI_NXT) setup time	t <sub>sc</sub>	-	1.5		
Control in (ULPI_DIR, ULPI_NXT) hold time	t <sub>HC</sub>		-		
Data in setup time	t <sub>SD</sub>	-	2.0	ns	
Data in hold time	t <sub>HD</sub>	0	-		
Control out (ULPI_STP) setup time and hold time	t <sub>DC</sub>	-	9.2		
Data out available from clock rising edge	t <sub>DD</sub>	-	10.7		

<sup>1.</sup> V<sub>DD</sub> = 2.7 V to 3.6 V and T<sub>A</sub> = -40 to 85 °C.



## 7. Mechanical & Weight Specification

#### 7.1 Size of the Module

The following paragraphs provide the requirements for the size, weight.

The size and thickness of the WiFi Network Controller module 10mm (W) x 10mm (L) x 1.1mm (H):


(Tolerance: +/- 0.1mm)

## 7.2 Weight of the Module

	Min	Тур	Max	Unit
Module's Weight		TBD		gram

#### 7.3 Mechanical Dimension

Dimension: 10 x 10 x 1.1 mm3




**TOP View** 



# 8. Recommend Footprint

Unit: mm



Note:

- 1. Please use Un-Solder Mask to design the Module Footprint.
- 2. There are three types pad size in the Module.
  - Type A:

Pad size: 0.424 x 0.424mm<sup>2</sup> & Solder Mask size: 0.524 x 0.524 mm<sup>2</sup>


- Type B
  - Pad size: 0.25 x 0.42mm<sup>2</sup> & Solder Mask size: 0.35 x 0.52 mm<sup>2</sup>
- Type C

Pad size: 4.2 x 4.2mm<sup>2</sup> & Solder Mask size: 4.3 x 4.3 mm<sup>2</sup>




# 9. Recommend Stencil

Unit: mm





# 10. Recommended Reflow Profile



# 11. Package and Storage Condition

# 11.1 Package Dimension






Reel Size	Vacuum Pressure	Vacuum Time	Sealing Time	Fill N2 Time			
捲軸尺寸	真空壓力	真空時間	封口時間	充氦時間			
7" (7 英吋)	-250 +/- 50 mmHg (毫米汞柱)	2 sec (秒)	3~6 sec (秒)	0 sec (秒)			
13" (13 英吋)	-450 +/- 50 mmHg (毫米汞柱)	4 sec (秒)	3~6 sec (秒)	0 sec (秒)			
11.2 Laser Mar	k			69,			
TBD							
11.3 Pin 1 Loca	ation in the Tape/Reel						
SiP產品極性	方向 SiP Product Pin1 orientatio	n					
SiP 產品極性		n	0				
極性方		n A	To.				

### 11.2 Laser Mark

### 11.3 Pin 1 Location in the Tape/Reel




# 11.4 Ordering Information

**TBD** 




#### 11.5 MSL & Moisture Sensitive LEVEL





#### 12. **APPLICATION REFERENCE DESIGN**

**TBD** 



- FCC and CE Certification.
- Manufactory Testing. Customer Promotion



#### 13. Sales Information

If you need to buy this product, please call MXCHIP during the working hours. (Monday~Friday A.M.9:00~12:00; P.M. 1:00~6:00)

Telephone: +86-21-52655026 / 52655025

Address: Room 811, Tongpu Building, No.1220 Tongpu Road, Shanghai

Post Code: 200333

Email: sales@mxchip.com

## 14. Technical Support

If you need to get the latest information on this product or our other product information, you can visit:http://www.mxchip.com/

If you need to gettechnical support, please callus during the working hours:

ST ARM technical support

+86 (021)52655026-822 Email: support@mxchip.com

Wireless network technical support

+86 (021)58655026-812 Email: support@mxchip.com

Development tools technical support

+86 (021) 52655026-822 Email: support@mxchip.com