


Sequential Circuits

- A circuit in which output depends on present input is called sequential circuit.
- Here output depends on present input and present state.

- Block diagram of a sequential circuit:



- The sequential circuit receives binary information from external inputs that, together with the present state of the storage elements determine the binary value of the outputs.
- A sequential circuit (S.C) doesn't need to always contain a combinational circuit (C.C). So S.C can contain only memory elements also (storage elements).

Differences between Combinational circuit and Sequential circuit.

- Output depends on only present input.

- The feedback path is not present.

- Memory elements not required.

- Output depends on both present input and present state (previous state output).
- Feedback path is present.
- Memory elements (storage elements) required.

Combinational Circuit

Sequential Circuit

④ Clock signal is not required ④ clock signal is required

⑤ Easy/simple to design ⑥ difficult to design

* Types of sequential circuit:-

(i) Synchronous sequential circuit

(ii) Asynchronous sequential circuit

① Synchronous sequential circuit:-

The synchronization of the memory elements state is done by the clock signal. The output is stored in either latches (or) flipflops (Memory devices). The synchronization is done by using either positive edges (or) negative edges of the clock signal.


⇒ Synchronization: Output will change at instance of time?

⇒ Latches and flipflops are memory devices.

They store 1 bit information.

Latches and flipflops are basic memory storage elements.

Synchronous sequential circuit



* Pulse wave form (or) Timing diagram of clock pulses

Time period

low level (logic 0)

high level (logic 1)


- ⇒ The sum of logic 1 & logic '0' is called period
 - ⇒ Time period (complete one cycle) is called frequency
 - ⇒ Inverse of time period is called time period
 - ⇒ One complete cycle is called time period

(2) Asynchronous Sequential Circuits:

2) Asynchronous Sequential Circuits
Clock pulses are not used for memory

Clock pulses are "no" devices. The "unlocked flipflops" (8) time delayed are the memory elements used. The Asynchronous sequential circuit is a combinational circuit with

feedback



① Synchronous sequential circuit


* Types of Triggering:-

(c) Level-Triggering → given to memory elements


(ii) Edge-triggering

(1) Level-Trigerring : (Mostly for latches)

→ Positive level-Trigerring : If flip flop/latch responds at logic 1 is known as positive level triggering.



→ Negative level trigerring : If flip flop responds at logic 0 is known as negative level triggering.




⇒ If we provide negative level triggering then flip flop/latch responds at logic 0 or low level or at negative level.

(2) Edge-Trigerring :-


⇒ Mostly we provide edge-Trigerring to flip flops.

→ Positive Edge : When flip flop responds at high that is known as positive edge triggering. (or)

When flip flop responds at low to high clock pulse signals that is known as Positive edge triggering.



→ Negative Edge:



when flip flop responds at high to low clock pulse signals is known as Negative edge triggering.

* Latches & flipflops:

Latches & flipflops are the storage elements.
Latches & flipflops store 1 bit of information (either 0 or 1).
Differences between latches & flipflops:

Latches

- ① Do not require clock signal
- ② Asynchronous devices
- ③ Uses Enable signal
- ④ It is a level-sensitive device
- ⑤ Simpler to design
- ⑥ Operation is faster
- ⑦ Power requirement is less

Flipflops

- ① Requires clock signal
- ② Synchronous devices
- ③ Uses clock signal
- ④ Edge sensitive device
- ⑤ Difficult to design
- ⑥ Operation is slower
- ⑦ Power requirement is more

* S-R Latch Using NOR gates

→ S-SET(1) → output

→ R-RESET(0) → output


↳ We can design S-R Latch using NAND gates also. There that Latch is called 'R' Latch?

Diagram :- (Using NOR gates)

→ Here NOR gates connected in coupled manner.


Truth Table

for NOR gate




Case(i):-

S=0, R=1 → 2 inputs



∴ Q=0, Q'=1 → outputs

Case(ii):- To check whether it is storing or not, take S=0; R=0 (removing Elements).




∴ Q=0 and Q'=0

→ Here after removing elements also it is storing previous values.

→ The combination of $S=0$ and $R=0$ is memory state because it is storing previous values.

Case (ii):-


$$S=1, R=0$$



Note: If any one input is 1, then its respective NOR gate output is 0. Here $S=1$, so its respective 2nd nor gate output is $0 \cdot (Q=0)$.

→ Removing elements and place


$$S=0, R=0$$



we check whether we are getting same value for Q' or not. But here we get, $Q'=0$ as previous itself. So here it is storing previous values and that why it is memory state.

Case (iii)

$$S=1, R=1$$



We already know that if any output is 1 then its respective NOR gate will give the output as '0'. Here the first input of NOR gate 1 is 1 ($R=1$). That's why its output is '0'.


The first input of 2nd NOR gate is $S=1$. So its output is also '0'.

$$\therefore Q=0 \text{ and } Q'=0$$

Here Q and Q' are trying to get some value.


Now take $S=0$ and $R=0$ to check whether it is storing the values or not. Means it gives some outputs then it is storing the values.

$\therefore S=0$ and $R=0$. Let's take Q value as previous output of Q . i.e. $Q=0$.



Here $Q=0$ and $Q'=1$. So, here it is not previous values. Here we get unpredictable storing results.

Now take Q' value as its previous output i.e. $Q'=0$ so when $R=1$ and $S=1$.



Here $Q=1, Q'=0$

Here also we are getting unpredictable values.

In Digital circuit, we should not get unpredictable values. So the input combination of $R=1$ and $S=1$ should be avoided. We can avoid this

$R=1$ and $S=1$ combination using SR latch

with Enable input. (In this way, we can avoid that in small manner)


To avoid $R=1$ and $S=1$ combination's outputs completely we can use

D latch.

* Truth Table:


S	R	Q	Q'
0	0	Memory state (values as before)	
0	1	0	1
1	0	1	0
1	1	Not used (invalid state)	

* SR Latch Using NAND gates



⇒ Here we have to take $S=1$ and $R=1$ to check whether it is storing previous values or not in every case.

Case(i): $S=0$ and $R=0$



⇒ Here in NAND gates if any one output is 0 then its output is 1. Here for 1st NAND gate one of the inputs is $S=0$, so its output is 1, i.e. $Q=1$ and for 2nd NAND gate one of the inputs is $R=0$, so its output is 1, i.e. $Q'=1$.


⇒ Now check for $S=1$ and $R=1$ to check whether it is storing previous value or not.

$S=1$ and $R=1$.

(i) Take Q value as its previous output.

Initial: $Q=1$


$S=1$



Here $Q=1$

and $Q'=0$.

$R=1$



It is unpredictable value (invalid)

(ii) Take Q' value as its previous output.

$Q'=1$

$S=1$



Here $Q=0$

and $Q'=1$.

$R=1$



It is not

storing the previous values

what we get for $S=0$ and $R=0$

so it is unpredictable value

(invalid).

Case-(ii): $R=1$ and $S=0$


$S=0$



outputs:
 $Q=1$

$Q'=0$

$R=1$



We know that if any one input is 0 then its output is 1. Here one of the input of 1st NAND gate is 101. so its output


will be 1 automatically. That means $Q=1$.
Combining that $Q=1$ with second NAND
gates first output $R=1$ we get output
as 0 for second NAND gate. That means

$Q'=0$. That, $Q=0$ combine with $S=0$
. and give output as 0 for 1st NAND
gate. That means $Q=1$, which we
get already in the starting itself when
we directly found the output considering

Its first input itself. (This is the
procedure that we mostly used for everything.
Every case here sometimes we may change
the orders).


Now check whether latch is storing
previous values or not by taking
 $S=1$ and $R=1$.

(i) Take $Q=1$ and check.
{ we get previously Q output value
as 1. that's why we take $Q=1$ }



Here $Q=1$ and $Q'=0$. Here it is storing
previous values as it is, if it is
set state.

(iii) Take $Q' = 0$ and check.




Here, $Q = 1$ and $Q' = 0$.
Here, also it is
storing some values
password as it is
previous values.

$\therefore S=0$ and $R=1$ is a set state.

Case (iii):

$S=1$ and $R=0$




Here $R = 0$,
so its respective
NAND gate value
is '1'. Using that
output we found
Q value by

Combining $Q' = 1$ with $S = 1 \therefore Q = 0$ and $Q' = 1$.


Now check using $S = 1$ and $R = 1$.

(i) Take $Q = 0$



Here, $Q = 0$ and
 $Q' = 1$.

(ii) Take $Q' = 1$.




So, it is storing previous value.
And it is reset state. C: if $Q=0$ when it is storing.

same value as before then it is Reset state.
state. If $Q=1$ then it is SET state
if and only if the latch is storing previous values).

Truth Table:-

S	R	Q	Q'
0	0	Not used (Invalid)	
0	1	1	0 (Set state)
1	0	0	1 (Reset state)
1	1	Memory (As before)	

- * Gated SR Latch (SR latch with Enable)
- Input: Logic symbol:
- * Logic diagram:



In this the inputs should not reach the output. There should be some control. That control can be done by the enable (EN) input. So, enable input works as controlling power. (Gated means controlling power).

→ Truth table:

EN	S	R	Q_n	Q_{n+1}	state
1	0	0	0	0	No change (NC)
1	0	0	1	1	
1	0	1	0	0	Reset
1	0	1	1	0	
1	1	0	0	1	Set
1	1	0	1	1	
1	1	1	0	X	Indeterminate
1	1	1	1	X	
0	X	X	0	0	No change (NC)
0	X	X	1	1	


Here, Q_n = Present state

Q_{n+1} = Next state

Verification


Case (i):

(i) $G_N=1, S=0, R=0, Q_n=0$ (Q_n value will assigned to Q)



$Q_n=0$ and $Q_{n+1}=0$. Both are same so No change

(ii) $G_N=1, S=0, R=0, Q_n=1$



$Q_n=1$, and $Q_{n+1}=1$ and both are same so No change

{
∴ It is No change state.
1st NAND gate output is the combination
of S and G_N .


2nd NAND gate output is the combination
of G_N and R .

3rd NAND gate output is the combination of
4th NAND gate output and
1st NAND gate output and that output.

is considered as Q_{n+1} . We don't mention it in the diagram. We directly take that value in the procedure and order we mostly followed here.


Case (ii) :-

(i) $EN=1, S=0, R=1, Q_n=0$



$Q_n=0$ and $Q_{n+1}=0$.


(ii) $EN=1, S=0, R=1, Q_n=1$



$Q_n=1$ and $Q_{n+1}=0$


\therefore Case (ii) is Reset state because $Q_{n+1} = 0$

Case (iii): (i) $EN=1, S=1, R=0, Q_n=0$



$Q_n = 0$ and $Q_{n+1} = 1$

(ii) $EN = 1, S = 1, R = 0, Q_n = 1$



$Q_n = 1$ and $Q_{n+1} = 1$.

Here Q_{n+1} value is 1, in both (i) and (ii) in case (iii).

SET state.

Case (iv):

i) $EN = 1, S = 1, R = 1, Q_n = 0$ } On this both cases

ii) $EN = 1, S = 1, R = 1, Q_n = 1$ } $S = 1$ and $R = 1$

when this situation occurs then Q_{n+1} tries to get some value what we already saw in SR Latch. Here we can't determine Q_{n+1} value exactly.

So it is intermediate state.

[ENABLE used to avoid combination of $S=1$ and $R=1$] but not to eliminate

Case (v):

i) $EN = 0, S = X, R = X, Q_n = 0$

ii) $EN = 0, S = X, R = X, Q_n = 1$


when $EN = 0$, irrespective of S and R values we get next state Q_{n+1} as

$Q_n = 0$ then $Q_{n+1} = 0$
 $Q_n = 1$ then $Q_{n+1} = 1$


Now we are going to discuss about D latch which is used to eliminate that "indeterminate state".

* Gated D-latch (D means Data) (Data Latch)

* Logic symbol -



* Logic diagram -



→ Here we add inverters in the logic diagram when compared with SR enable Latch.

→ We add inverters in order to eliminate S=1 and R=1 intermediate indeterminate state. And for that reason, only we take D values.


→ In D latch or D flip flop, the output always follows the input.

↳ D is input and Q_{n+1} and Q_n are outputs.

↳ Q is output depends on previous state.


Case(i): $D=0, EN=1 \therefore Q_n=X$ (either 0 or 1).

(i) $D=0, EN=1, Q_n=0$ (Q_n value will be assigned to Q here)



here $Q_n=0$ and $Q_{n+1}=0$

(ii) $D=0, EN=1, Q_n=1$



$Q_n=1$ and $Q_{n+1}=0$

Here for $Q_n=0$ and $Q_n=1$ the Q_{n+1} value

is 0 only.

$\therefore Q_n=X$ and $Q_{n+1}=0$: In both cases

$$Q_{n+1}=D$$

$\Rightarrow S$ value is equal to D value.


$\Rightarrow R$ value is equal to complement of D .

i.e., $D=0$ then $R=1$.

$D=1$ then $R=0$ because


inverter is placed from D to R .

- 1st NAND gate output is the combination of S and EN values.
 - 2nd NAND gate output is the combination of EN and R values.
 - 3rd NAND gate output is the combination of Q and 2nd NAND gate output values.
 - 4th NAND gate output is the combination of Q and 3rd NAND gate output values.
 - 5th NAND gate output is the combination of 4th NAND gate output and 1st NAND gate output. And that 3rd NAND gate output will consider as Q_{n+1} . Output will be Q_n .
- Case (ii): $EN=1, D=1, Q_n=X$ (Either 0 or 1)



Here for 3rd NAND gates inputs are 0, 1. So output $Q_{n+1} = 1$.

(ii) $EN=1, D=1, Q_n=1$



$\therefore Q_{n+1}=1$ and $Q_n=1$

in (i) & (ii) in case (iii),

$$Q_{n+1} = D = 1$$

so it is set state

Case (iii)

$$EN=0, D=X(0\bar{S}_1); Q_n(0\bar{S}_1) \quad Q_n=X(0\bar{S}_1)$$

Q_{n+1}

(i) $EN=0, D=0, Q_n=0$ then $Q_{n+1}=0$

(ii) $EN=0, D=0, Q_n=1$ then $Q_{n+1}=1$

(iii) $EN=0, D=1, Q_n=0$ then $Q_{n+1}=D$

(iv) $EN=0, D=1, Q_n=1$ then $Q_{n+1}=1$.



Truth Table

EN	D	Q _n	Q _{n+1}	State
1	0	X	0	Reset
1	1	X	1	Set
0	X	X	Q _n	No change

Therefore, by using D latch we can totally avoid indeterminate state ($S=1$ and $R=1$).


Flip flops:

- Flip flops are connected from latches.
- Flip flops contain clock pulse for the flip flops.
- We apply edges, i.e. positive edge
- Flip flops contains triggering and Negative Edge triggering.
- We can construct SR Flipflops, D flipflops, JK flip flops and T flipflops.
- * SR flip flops :-
- Logic symbol :-




- If we place CP as \rightarrow then it is positive edge triggering.
- If we place CP as $\overleftarrow{\rightarrow}$ then it is negative edge triggering. Here bubble is connected.

* Logic diagram using NOR gates



⇒ It is Negative edge triggering
NAND gates

* Logic diagram using NAND gates



⇒ This circuit is formed by ~~wiring~~: adding two NAND gates to NAND based OR flip-flop. The inputs are active high, as the extra NAND gate inverts the inputs. A clock pulse is given as input to both the extra NAND gates.

⇒ Assuming it is a positive edge triggering device, the truth table for this flip-flop is shown as follows:

<u>Truth table</u>	<u>Qn</u>	<u>Qn+1</u>	<u>state</u>
\uparrow	0	0	No change (NC)
\uparrow	0	1	Reset
\uparrow	1	0	Set
\uparrow	1	1	Indeterminate
\downarrow	x	x	No change (NC)
\downarrow	x	x	

- The same truth table can be achieved by using NOR gates also.
- In truth table, \uparrow represents positive edge triggering, i.e., CLK (clock pulse) = 1.
- \downarrow represents Negative edge triggering, i.e., CLK (clock pulse) = 0.
- * Simplification using k-map and obtain the logic.
- Take S, R, An inputs and Qn+1 output.

SNo	S	R	An	Qn+1
0	0	0	0	0
1	0	0	1	0 1 0
2	0	1	0 1	0 0 1
3	0	1	1 0	0 1 1
4	1	0	0	1 1 1
5	1	0	1	1
6	1	1	0	x
7	1	1	1	x

$$Q_{n+1} = S + R' Q_n$$

Ran

	00	01	11	10
0	0	1	3	2
1	4	1	X	X
	00	01	11	10
1	4	1	8	X
	01			
1	5			

$\Rightarrow S$

$\Rightarrow R' Q_n$


$$Q_{n+1} = S + R' Q_n$$

↳ This is the characteristic equation (8)

↳ Output equation of both SR latch and SR flip flop.

D Flip flop

* Logic symbols



clock may be \rightarrow (8)

\rightarrow OS


\Rightarrow let us consider clock is \rightarrow means positive edge triggering then,

Truth table

CLK	D	Q	Q _{n+1}
↑	0	0	0
↑	1	0	1
↑	0	1	0
↑	1	1	1

map simplification:-


$$Q_{n+1} = \Sigma(2, 3)$$



$$Q_{n+1} = D.$$

→ we can predict this directly from the truth table itself. Q_{n+1} is equal to D' in truth table.


Logic diagram (Using NAND gates)



JK flip flop


→ JK flip flop is constructed from SR flip flop & D flip flop

* Logic symbol



Here J, k are inputs.


Q, Q' are outputs.




- ⇒ In order to avoid indefinite or invalid states ($R=1$ and $S=1$) we have to take values $J=1$ and $K=1$.
- taken two AND gates
- ⇒ For higher AND gates one output input is J and another input is output Q' .
- ⇒ For lower AND gate one input is K
- ⇒ For Lower AND gate one input is Q' and another input is output Q .
- ⇒ Here we are applying Positive edge triggering. So we get output at positive edge only.
- ⇒ The uncertainty in the state of SR FF when $S=R=1$ can be eliminated by converting SR FF into JK FF.

Operations:

Case (i): $J=K=0, Q_n=0$ (Present state)



2) $J=K=0, Q_n=1.$




$Q_{n+1} = 1$

$\{ J=0, K=0, Q_n=0, Q_{n+1}=0 \}$ No change.
 $\{ J=1, K=0, Q_n=1, Q_{n+1}=1 \}$ One \neq One + 1.

So, it will be a slow changing state due to the AND gate.


Case (ii):

$$\Rightarrow J=0, k=1, Q_n=0$$



$$Q_{n+1} = 0 \quad \textcircled{1}$$

$$\Rightarrow J=0, k=1, Q_n=1$$



$$Q_{n+1} = 0 \quad \textcircled{2}$$

both cases (1 & 2)
∴ Q_{n+1} is zero in

so, it is Reset state
 \Rightarrow here Q_{n+1} value is equal to $Q_n \cdot Q_1'$ is


\Rightarrow here if $Q_n = 0$ then $Q_1' = 1$
complement of Q_1 . i.e. $Q_1 = 0$ then $Q_1' = 1$

\Rightarrow k combines with Q_n and gives its respective AND gate output.

- J combines with Q' and gives its respective AND gate's output.
- 1st NAND gate's output is the input combination of CP and J 's AND gate's output.
- 2nd NAND gate's output is the combination of CP and k 's AND gate's output.
- 3rd NAND gate's output is the combination of 2nd NAND gate's output and Q .
- 4th NAND gate's output is the combination of 3rd NAND gate's output and 1st NAND of 4th NAND gate's output. And that 3rd NAND gate's output is Q_{n+1} (Next state).


(Case (iii)):

$$\rightarrow J=1, k=1, Q_n=0$$



$$Q_{n+1} = 1 - Q$$


$$\Rightarrow J=1, K=0, n=1$$




In both ① & ② $Q_{int+1} = 1$. So it is in SET state. (data lock) now.

Case (iv):

$$\Rightarrow J=1, K=1, n=0$$



$\Rightarrow Q_n = J=1, K=1, Q_{n+1} = 1$



$$Q_{n+1} = 0.$$

2. $Q_n = 0 \rightarrow Q_{n+1} = 1 \quad \left. \begin{array}{l} \\ \end{array} \right\} \text{Toggling (Toggle state)}$

$Q_n = 1 \rightarrow Q_{n+1} = 0 \quad \left. \begin{array}{l} \\ \end{array} \right\} \text{(Converting)}$

Here uncertainty of $J=1$ and $K=1$ is eliminated.
We didn't get any indeterminate state.

Truth Table:


CP	J	K	Q _n	Q _{n+1}
↑	0	0	0	0
↑	0	0	1	1
↑	0	1	0	0
↑	0	1	1	0
↑	1	0	0	1
↑	1	0	1	1
↑	1	1	0	1
↑	1	1	1	0

* Simplified Truth Table.

J	K	Q _{n+1}
0	1	Q _n
0	1	0
1	0	1
1	1	Q _n

$$Q_{n+1} = \Sigma(1, 4, 5, 6)$$

* Characteristic equation using K-map




$$\therefore Q_{n+1} = J \oplus K + K'AN$$


* T-flip flop (Toggle FF)

By combining $J \oplus K$ we are going to give common input T and we are constructing T-flip flop with that.


* Logic symbol




* Logic diagram




case (i): $T=0, \Delta n=0, CP=1$ (Because it is positive edge triggering)




$$2) T=0, \theta n=1, CP=1$$



Case (ii): $\tau = 1$, $\theta_n = 0$ & $c^{\varphi} = 1$



$$\textcircled{2} T=1, Q_n=1, CP=1$$




Truth table:

T	J'an	Qn+1
0	0	0
0	1	1
1	0	1
1	1	0

$$Q_{n+1} = \Sigma(0, 1, 2)$$

K-map simplification:




$$\therefore Q_{n+1} = J'an + T'an = J \oplus Q_n$$

* Asynchronous inputs:


- These are direct inputs/overriding inputs.
- They won't use any clock.
- Here, storage elements responds without clock pulse.
- In SR flip flop, the synchronous inputs are SR. In JK flip flop, synchronous inputs are JK.
- We can provide Asynchronous inputs to flip flops.
- Ex: SR flip flop: Now we will provide asynchronous inputs to the SR flip flop. The asynchronous inputs here are "PRESET & CLEAR".
- Using this PRESET & CLEAR, the flip flop can respond without having impact of synchronous inputs.

Logic symbol:



- PRESET & CLEAR are active low signals.
- If we provide input as '0' then only the flip flop will active and provide output.
- If we provide PRESET & CLR as inputs as '1' then flip flop will be inactive and don't give any output.

Logic diagram




Truth table (in handwritten, showing)

PRESET	CLEAR	Q_{n+1}
0	0	Not used
0	1	
1	0	0
1	1	Flip flop operates normally

Check:

Case (i):

PRESET=0 and CLEAR=0. Both are '0's. So they are activate.



→ Here both PRESET and CLEAR are active. So they don't consider synchronous block.

→ And at third NAND gate one of the input, $PR=0$. We know that if one input is zero then the output will be one for NAND gates. So third NAND gate output is 1. $Q=1$.

→ And at third gate no. one input, $CLR=0$. So its output is 1. But it is not ' Q ', it is Q' 's complement means output complement will be its final output.


so $Q' = \text{complement of 4th gate output}$

$\Rightarrow Q' = \text{complement of } 1 = 0$

$\therefore Q=1, Q'=0$. Here we have 2 find states. So we are not using them.

(Note) Here at 4th NAND gate, it is connected to Q' . So we have to complement the output that we get for 4th NAND gate and consider that value as Q' value).

Case (ii): PRESET=0 and CLEAR=1




→ Here CLR=1, so it is inactive. And PR=0, so it is active. And at 3rd NAND gate one of the input is '1'. So its output is automatically '1'.

$\therefore Q=1$. Here we are getting only one final state, so it will be our next state.

$$\boxed{Q_{n+1}=1}$$

Case (iii): PRESET=1 and CLEAR=0



Here PR=1, so inactive, CLR is 0. So that 4th NAND gate is active. One of its input is 10. So its output is 1! complement of 1 is 0.

$\therefore Q^1=0$. Here only one next state we are getting. So it will be our final next state.

$$\boxed{Q_{n+1}=0}$$

Case (iv): PRESET=1 and CLEAR=CLEAR=1.


→ Both are inactive here. So SR flip flop will work as it is as before without considering PR and CLR(CLEAR). :-

* Race Around Condition

~*~*~* In JK Flipflop, if $J=k=1$ & if clock is too long then state of the Flipflop is keep toggles which leads to uncertainty in determining the output state of flip flop. This problem is called "Race-Around condition".

Timing diagram of JK flip flop owing racing

when $J=k=1$:



* Race around condition occurs when


- ① Half of the time period of the clock pulse (CLK) is much more greater than propagation delay of flip flop.

$$T_{1/2} \text{ of CLK} \gg T_{pdff}$$

(T_{pdff} - Propagation delay of flipflop)

T_{pdff} :- Time taken by the inputs to be propagated to the output

- ② Use of level triggering.
→ When we use level triggering (positive or negative), then race around condition occurs.
- Time period :- One complete cycle



* How to eliminate/overcome race around condition

→ Using below methods

- (i) Maintain $T_{pdff(st)} > T_1/2 \rightarrow$ It is practically impossible, because while manufacturing the chips, they will set some propagation delay. We can't able to change it.


But critically we can eliminate race around condition.

(ii) Use of Edge Triggering: Here the half of the time period is very less C in both positive and negative triggering.

(iii) Use of Master-slave configuration (use edge triggering) (it may be in SRFF, DFF or TRFF):

Now, by using Master-slave method JK flip flop we will eliminate race around condition.

* Master-slave JK flip flop *




Here, Q_m is the output of Master Flip flop

As is the output of slave flip flop

When $\text{clock} = 1$, Master FF will be activated & Slave FF is disabled because clock is directly connected to Master FF and its inverter is connected to slave FF.

When $\text{clock} = 0$, Master FF will be disabled & slave FF is activated.



{ Explanation }

→ We already knew that whenever Q_m clock is '1' Q_m will be activated and whenever clock is '0' Q_s is activated.

→ Q_m timing diagram in the above figure.
 → When $clk=1$, it activates and get output 1.
 → When $clk=0$ then Q_m is disabled. That's why it doesn't change its output and carries the previous memory (previous output 1).

→ Again value of clk changes further and

$Q_m = 1$. Now Q_m will activate and changes its output. That means the previous memory 1,1 changes to output '0'.

- Next Clk changes to '0' again and Q_m is disabled and carries its previous memory (previous output '0').
In this process will takes place.
- Like this process will continues.

Q_s:

- Here Q_s will activate when $Clk = 0$.
- At initially at $Clk = 1$, Q_s doesn't change its output because it doesn't activate at '0' that's why it is zero.
- Later, Q_s will activate and gives output '1'. At $Clk = 1$, it is disabled and carries previous memory 1,1. Later at $Clk = 0$, it will activate and changes its output to '0'.
- Like this, the process will continues.

* Toggling will occurs when clock changes

from 0 to 1 or from 1 to 0.

→ In Master flip flop, toggling occurs when clock changes from 0 to 1.

→ In Slave flip flop, toggling occurs when clock changes from 1 to 0.

\Rightarrow Master flip flop, the previous.

memory is carried when $CLK=0$


\Rightarrow Slave flip flop, the output is

previous memory when $CLK=1$.

Toggling :- (Controlled output when clock changes)

* Setup time (S): Minimum time required input to be stable prior to clock edge.

* Hold time (h): Minimum time required input to be stable after clock edge



* Timing diagram showing setup & hold time

→ To calculate setup time and hold time for any flip flop, the input should be stable. But in the above diagram when input changes from 1 to

0 it is not stable. It is in metastable state. So, in that situation we can't able to find setup time and hold time, then we can find define particular state. Output:

* * Registers & counters:-


→ Registers:- A register is a group of flip flops.

Each one of shares a common clock and

capable of storing one-bit of information.

* An n-bit register consists of a group of 'n' flip flops capable of storing 'n' bits of binary information.

Eg:- 4-bit register - it requires 4 flip flops.



Ques:- we have to calculate setup time and hold time
Ans:- Jitter to Jitter at both ends

- Here "clear" is a input and it is active low signal.
- By providing clear=0, we can RESET flip flops.

→ Based on triggering (positive or negative) values (input data) stores in respective flip flops.

For $FF_0 \rightarrow$ input = I_0 For $FF_3 \rightarrow$ input = I_3
 output = A_0 output = A_3

For $FF_1 \rightarrow$ input = I_1

output = A_1

For $FF_2 \rightarrow$ input = I_2

output = A_2

Applications:

We can use registers in two categories:


① As a shift register

② As a storage register.

① Shift register is a register capable of shifting the binary information held in each cell to its neighbouring cell, in a selected direction is called a shift register.

→ The logical configuration of a shift register consists of a chain of flip flops in cascade, with the output of one flip flop connected to the input of next flip flop.

- All flipflops receives a common clock pulse, which activates the shift of data from one state to the next.
- Eg: 4-bit shift register



- Here we prefer only D flipflop. Because in D flipflop, the output is same as input irrespective of present state.
- Registers may operate in any one of following modes. (Based upon configuration)

(i) Serial-in to parallel-out (SIPO):

The register is loaded with serial data, one bit at a time, with stored data being available at the output in parallel form.

{ Eat Data }

10 10 → we transfer this data bit by bit.

and it will be collected in bit by all at a time (Parallel) & by using clock pulse)

(ii) Serial-in to serial-out (SISO) - The data is shifted serially "IN" & "OUT" of the register one bit at a time in either left (or) right direction under clock control.


(iii) Parallel-in to serial-out (PISO) - The parallel data is loaded into the register simultaneously and is shifted out of the register serially one bit at a time under clock control.

(iv) Parallel-in to parallel out (PIPO) - The parallel data is loaded simultaneously into the register and transferred together to their respective outputs by the same clock pulses.

Note: SISO can be used as a shift register.


* Serial In Serial Out (SISO):

We can shift data from left to right (or) right to left.
Here we are going to shift from left to right (right shift).




clock Q_3 Q_2 Q_1 Q_0

Initially: 0 0 0 0



* Timing diagram:



Data is from

shifted left

to right and we

get the final output data

* Here for 4-bit data


we required 4 flipflops.

* Here the data stored at the end of the

4th clock pulse.

(HINT: Refer Neso Academy youtube channel for more clarity)


* Serial in parallel out (SIPO)



* Parallel-in Parallel-out (PIPO)

⇒ It is also known as Buffer / Storage Register


⇒ Buffer means it will give our input as the output.



Here we give inputs A₃, A₂, A₁, A₀ at a time and we will get output Y₃, Y₂, Y₁, Y₀ at a time.

Input → Output

* Parallel-in Serial Out (PISO):



{ Refer NESO ACADEMY youtube channel }

⇒ For far distances better to prefer serial data transmission.

Ex:- if the distance is 10 cm. Then

for parallel transmission it requires 4 conducting wires for 4 bits. But
for serial transmission it requires $4 \times 10 = 40$ conducting wires.

* State diagram:- It is a visual representation (graphical representation) of how sequential circuit behave. It clearly says that the transition of states from one state to the next, as well as the output for a given input.

In this visual representation we need to remember 3 points:-

(i) Each current (present) state is represented by circle.

(ii) The transition from present state to the next state is represented by a directed line connecting the circles.

(iii) If the directed line ~~cross~~ connects itself, which indicates there is no change in the state (the next state is same as the present state).

* State diagram is very helpful in analysing and designing the given sequential circuit.


* State diagram can be drawn in 2 models:-

① Mealy Model

② Moore Model.

These two models support Finite state Machines.


① State diagram for Mealy Model



$a \xrightarrow{1} b$ \Rightarrow This means transition from a to b on input 1 and output is 0.

Here, $\frac{1}{0}$ Numerator=Input
 $\frac{0}{1}$ denominator=output
 \Rightarrow Here output is a function of both present state & input.

② State diagram for Moore Model



\Rightarrow Here "Output is a function of only present present states".

{ States can act as present state or next state }

* State table: It consists of Present state, inputs, Next states & output.


* Using state table, we can draw state diagram & vice versa.

→ Steps for analysis of a given sequential circuit:


Step-1: Draw circuit diagram.

Step-2: Using circuit diagram of a given sequential circuit, draw next state equations.

Step-3: We can draw state table using equation. Equations need to be without OR operation.
Step-4: Using state table, draw state diagram.



* Steps to design a sequential circuit




* * * Excitation Table (sequential circuits design for counters)

Present state (Q _n)	Next state (Q _{n+1})	SRFF	JKFF	T-FF	D-FF
0	0	0 X	0 X	0	0
0	1	1 0	1 X	1	1
1	0	0 1	X 1	1	0
1	1	X 0	X 0	0	1


* Counter :- A counter is a register capable of counting the number of clock pulses arriving at its clock input.

- On arrival of each clock pulse, the counter is incremented by 1 (up counter).
- In down counter, value is incremented by -1.

* Positive edge triggered n-bit counter



* Negative edge triggered n-bit counter



→ n-bit counter has 'n' flip flops & it has 2^n distinct states of outputs.

→ for ex:-

2-bit binary counter has 2 flip flops
and distinct states of outputs = $2^n = 2^2 = 4$ states.

They are 00, 01, 10, 11

→ The Maximum count that a binary counter counts = $2^n - 1$.

$$\text{Ex: } n=2, \text{ then Max Count} = 2^2 - 1 \\ = 4 - 1 \\ = 3$$

Counters are two types. They are:


① Asynchronous counter (Ripple counter)

② Synchronous counter

Asynchronous counter	Synchronous counter
① External clock is applied to 1st FF & output of 1st FF acts as clock to next FF	① External clock is applied to all FF's simultaneously.
② FF's are not clocked simultaneously	② FF's are clocked simultaneously
③ Circuit is simple for more number of states	③ Circuit is complex as number of states increases
④ Speed is slow (Operates slowly)	④ speed is high

* Asynchronous counter

→ We are taking JK FlipFlop here, because toggling is possible in JK FlipFlop.




→ For FF B' clock is Q_A can be att. as clock. For FF A' clock we use clock to apply.

→ In counters there are 3 types of countings:

① up counter :- 0, 1, 2, 3, ...

② Down counter :- 3, 2, 1, ...

③ UP/Down counter.



- Here we apply positive edge triggering for clock. so whenever clock = 1; then toggle with it value. occurs for Q_A and Q_B will changes its value. i.e., if it is 0(↓) then after toggle its value is 1(↑) and vice versa.
- If the clock value is 0(↓), then Q_A will carries previous memory (previous output).
- Q_B will follows Q_A . whenever Q_A changes its state then Q_B toggles and from 0 to 1 or 1 to 0.
- And when Q_A is 0(↓), it carries previous memory (output).

Truth table.

Clock pulse	Q_B	Q_A
0	0	0
1	1	1
2	0	0
3	1	1
4	0	0
5	1	1

some outputs will come as above

Here the outputs are

$$00 = 0$$

$$11 = 3$$

$$10 = 2$$

$$01 = 1$$

$$00 = 0$$


$3, 2, 1 \rightarrow$ down

Counters


$$\text{Max count} = 2^3 - 1 = 2^2 - 1 = 3$$

(3,2)

* 2 bit ripple using Negative Edge triggering.



Timing diagram



⇒ Here Q_A toggles when $\text{clock} = 0$ (↓) because we used Negative Edge triggering.

⇒ Q_B toggles and changes its value from 0 to 1 or 1 to 0 when $Q_A = 0$ (↓) because Q_A acts as clock for Q_B .

Truth table


Clock pulse	Q_B	Q_A	
Initially	0	0	
1	0	1	
2	1	0	
3	1	1	

$\Rightarrow Q_B = \frac{1}{2}$
 $\Rightarrow Q_A = \frac{1}{2}$
 $\Rightarrow \text{Max count} = 3$
 $(2^2 - 1 = 3)$.

* 3 bit, ripple counter:

① Using positive edge triggering.


→ Take 3 flip flops.



→ Here, Q_A toggles when $\text{clock} = 1$ (↑).

→ Q_A acts as clock to Q_B . So Q_B toggles when $Q_A = 1$ (↑).

→ Q_B acts as clock to Q_C . So Q_C toggles and changes its value from 1 to 0 or 0 to 1 when $Q_B = 1$ (because we used positive edge triggering here).




Truth Table:-

Clock pulse	Q_C	Q_B	Q_A
initially	0	0	0
1	1	1	1
2	1	1	0
3	1	0	0
4	0	1	1
5	0	0	0
6	0	1	1
7	0	1	0
8	0	0	0
9	0	0	0

Some will repeat like
above format

② Using Negative Edge triggering




→ Here Q_A toggles when $\text{clock} = 0(\downarrow)$

→ Q_B toggles when $Q_A = 0(\downarrow)$

→ Q_C toggles when $Q_B = 0(\downarrow)$

Timing diagram:-




Truth Table

clock pulse Q_C Q_B Q_A

initially	0	0	$Q_C = 0, Q_B = 0, Q_A = 0$
1	0	0	$Q_C = 1, Q_B = 0, Q_A = 0 \Rightarrow 0, 1, 2, 3, 4, 5, 6$
2	0	1	$Q_C = 0, Q_B = 1, Q_A = 0 = 2 \Rightarrow$ Max count = 2
3	0	1	$Q_C = 1, Q_B = 1, Q_A = 1 = 3 \Rightarrow 3 = 7$
4	1	0	$Q_C = 0, Q_B = 1, Q_A = 0 = 4 \Rightarrow 4 = 10$
5	1	0	$Q_C = 1, Q_B = 0, Q_A = 1 = 5 \Rightarrow 5 = 15$
6	1	1	$Q_C = 1, Q_B = 1, Q_A = 0 = 6 \Rightarrow 6 = 18$
7	1	1	$Q_C = 0, Q_B = 1, Q_A = 1 = 7 \Rightarrow 7 = 21$
8	0	0	
9	0	1	

expect as above



* Design a 3-bit ripple counter up/down.

up down counter:-

→ To design this we required a control input

say 'M'

→ Let us assume a logic,


whenever $M=0$, then it is UP counting and
whenever $M=1$, then it is connected to the clock.

(∴ when $M=0$, we consider Q values)

whenever $M=1$, then it is down counting and


\bar{Q} connected to the clock.

(∴ when $M=1$, we consider \bar{Q} values)



Truth Table:-

Input	Output	$y = \underline{\text{ }}(2, 3, 5, 7)$
$M\ A\ \bar{A}$	y	
0 0 0	0	
0 0 1	0	{ 0
0 1 0	0 1	{ 1
0 1 1	1	
1 0 0	0	
1 0 1	1	{ 0
1 1 0	0	{ 1
1 1 1	1	



We need to implement this Binomial expression $Y = M_0 + M_1 + M_2 + M_3$ to logical diagram (3-bit ripple counter).



Low 1.1. 1.1. 1.1. 1.1. 1.1.

M

\bar{M}

logic 1

Clk



negative edge triggering
we are using here)

* Circuit diagram

(Note → for more clarity refer "Ekeda" you tube channel - 3 bit Asynchronous Updown counter).

- Module of a Counter (MOD)
- Module of a counter is the Number of states in its count sequence.
 - The maximum possible modulus is determined by the number of flip-flops.

Ex:- A 1 bit count can have a modules of up to 2^1 . ($C_2^1 = 2$).

So, 1 bit counter \rightarrow MOD-2 counter is required.

→ 2 bit counter \rightarrow MOD-4 counter is required. Because 2 bit

consists of 4 states.

00, 01, 10, 11.

→ 3 bit counter \rightarrow MOD-8 counter.

→ 8 states are:- 000, 001, 010, 011, 100, 101, 110, 111.

→ Design MOD-6 counter using MOD-8 counter.

→ Using Asynchronous inputs (pins) we can "reset" the FF outputs.

→ Asynchronous inputs are "PRESET" and "CLEAR".

→ Whenever we assign their values as '0' then they will active. i.e clear=0, it will activate and we can reset FF.

preset=0, it will activate and set FF.

Here we need count upto 6 counts, i.e. 0, 1, 2, 3, 4, 5.

and from 6 onwards we don't require them.

But in 3-bit counter 6 and 7 will also.

So, we have to reset whenever it is include. So, the count will start again reaching '6'. so that instead of counting from 6.

from 0. instead of 'reset' we are going to use

so, here for "clear" only, we don't need "preset". So

"clear" only, we have to give PRESET=1 & CLEAR=0.

so, here PRESET is inactive and CLEAR

is active. And we know that "clear" should be

active only when 6 reaches. Means whenever 6th clock pulse is reached it has to reset.

i.e. when Q_B, Q_A occurs then it

has to reset. For this we are going to use


NAND gate and connecting that nand gate with input 110 to the "CLEAR". Then it will

activate and reset.


Q _B	Q _A	Q _D	J _D
0	0	0	0
0	1	0	1
1	0	0	0
1	1	0	1

Ans. 73028
next time
• 100%

* Circuit diagram:



Timing diagram:




Truth table:

Clock	Q_C	Q_B	Q_A
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1

RESET and
counts from
0 again.


4 bit ripple counter
 → Using negative edge triggering



→ Here Q_A acts as clock for Q_B and \bar{Q}_B acts as clock for Q_C and \bar{Q}_C acts as clock for Q_D .
 QD.

- ⇒ Q_A toggles when $\text{clock} = 0(\downarrow)$.
- ⇒ Q_B toggles when $\text{clock} = 0(\downarrow)$
- ⇒ Q_C toggles when $Q_B = 0(\downarrow)$.
- ⇒ Q_D toggles when $Q_C = 0(\downarrow)$.

Timing Diagram:-



Truth Table

Clock pulse	θ_D	θ_C	θ_B	θ_A	
initially	0	0	0	0	$=0$
1	0	0	0	1	$=1$
2	0	0	1	0	$=2$
3	0	0	1	1	$=3$
4	0	1	0	0	$=4$
5	0	1	0	1	$=5$
6	0	1	1	0	$=6$
7	0	1	1	1	$=7$
8	1	0	0	0	$=8$
9	1	0	0	1	$=9$
10	1	0	1	0	$=10$
11	1	0	1	1	$=11$
12	1	1	0	0	$=12$
13	1	1	0	1	$=13$
14	1	1	1	0	$=14$
15	1	1	1	1	$=15$
16	0	0	0	0	$=0$
17	0	0	0	1	$=1$

repeats as above

* Design of Synchronous Counters

Steps:-

- 1) Decide the number of FF's.
- 2) Excitation table of FF
- 3) State diagram & circuit Excitation table
- 4) Obtain simplified Equations using K-map
- 5) Draw the logic diagram.

Ex :- 2-bit synchronous up counter:

Step-1:- Let us consider 2 JK FF's

Step-2:- Excitation table of 2 JK FF


Q_n	Q_{n+1}	j	k
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

(Taken from
Excitation table
we had studied
already)

Step-3:- State diagram:-

For 2 bits, number of states = $2^2 = 4$ states

i.e., 00, 01, 10, 11.



End of Steps

Excitation Table & State Table

θ_1	θ_2	θ_1^*	θ_2^*	J_1, k_1	J_2, k_2
0	0	0	1	0 X	1 X
0	1	1	0	1 X	X 1
1	0	1	1	X 0	1 X
1	1	0	0	X 1	X 1

In the above table θ_1, θ_2 are present states & θ_1^*, θ_2^* are the next state. For ex, if present state is 01 (1), then next state will be 10 (2) like that. It counts up to 3rd state, counting again from zero. And J_1, k_1 is the combination of θ_1, θ_1^* values. E.g. $\theta_1 = 0$ & $\theta_1^* = 0$ then $J_1, k_1 = 00$ and its value is 00 in the excitation table.

has to be taken from the value is 0X
In excitation table for 00 the value is 00
like that we will perform. And for J_2, k_2 ,
the combination values are θ_2, θ_2^* .
Step 4: Simplified Equations using k-map

$$\text{For } J_1 = S(1) + d(2,3)$$

θ_2	0	1
0	1	1
1	X	X

$$J_1 = \theta_2$$

$$\text{For } J_2 = S(0,2) + d(1,3)$$

θ_2	0	1
0	0	1
1	1	X

$$J_2 = 1$$


For $k_1 : \Sigma(3) + d(0,1)$

Q_1	Q_2	1	0	1	0	0	1
0	0	X	X	X	0	0	0
1	2	3	1	0	1	0	1

For $k_2 : \Sigma(1,3) + d(0,2)$

Q_1	Q_2	1	0	1	X	0	0
0	0	X	X	X	0	0	0
1	2	3	1	0	1	0	1

Step 5 is logic diagram for 2 bit synchronous up counter



* Synchronous BCD Counter (Decade Counter)


→ This consists of numbers from 0-15
In which "0" to "9" are minterms and
"10-15" are don't care terms.
→ 4 inputs, $2^4 = 16$ combinations.

Step-1: Take 4 TFFs.

Step-2: Excitation table for TFF

A_n	A_{n+1}	$T(1) \text{ b } f(2,3) = 1$
0	0	0
0	1	1
1	0	1
1	1	0

Step 3: State diagram



Circuit Excitation table:-

	Q_4	Q_3	Q_2	Q_1	Q_4^*	Q_3^*	Q_2^*	Q_1^*	T_4	T_3	T_2	T_1
0	0	0	0	0	0	0	0	1	0	0	0	1
1	0	0	0	1	0	0	1	0	0	0	1	1
2	0	0	1	0	0	0	1	1	0	0	0	0
3	0	0	1	1	0	1	0	0	0	1	0	0
4	0	1	0	0	0	0	1	0	1	0	0	1
5	0	1	0	1	0	1	1	0	0	0	1	1
6	0	1	1	0	0	1	1	1	0	0	0	1
7	0	1	1	1	1	0	0	0	1	1	1	1
8	1	0	0	0	1	0	1	0	0	0	0	0
9	1	0	0	1	0	0	0	1	0	0	0	1

In the above, T_4 is the combination of $Q_4 Q_4^*$, T_3 is the combination of $Q_3 Q_3^*$, For T_2 the combination is $Q_2 Q_2^*$, For T_1 the combination is $Q_1 Q_1^*$. If the combination values are same then resultant is 1, if different then 0.

$$\text{Ex- } T_4 \Rightarrow Q_4 Q_4^* \quad T_4 = 0 \cdot 0 + 0 \cdot 1 + 1 \cdot 0 + 1 \cdot 1 = 0 + 0 + 0 + 1 = 1$$

$$0 \quad 1 \quad 1 \quad 1$$

Step-4: Simplified equations using k-map

$$\text{For } T_4 = \Sigma(7, 9) + d(10, 11, 12, 13, 14, 15)$$

		$\bar{Q}_2 Q_1'$	$Q_2 Q_1'$	$Q_2 Q_1$	$\bar{Q}_2 Q_1$	
		00	01	11	10	
$\bar{Q}_4 Q_3$	00	0	1	3	2	
01	4	5	7	1	6	$\Rightarrow T_4 = Q_4 Q_1 + Q_3 Q_1 Q_0$
11	12	X	X	X	X	
10	8	9	X	X	X	

$$\text{For } T_3 = \Sigma(3, 7) + d(10, 11, 12, 13, 14, 15)$$

		$\bar{Q}_2 Q_1'$	$Q_2 Q_1'$	$Q_2 Q_1$	$\bar{Q}_2 Q_1$	
		00	01	11	10	
$\bar{Q}_4 Q_3$	00	0	1	3	2	
01	4	5	7	1	6	$\Rightarrow T_3 = Q_2 Q_1$
11	12	X	X	X	X	
10	8	9	X	X	X	


$$\text{For } T_2 = \Sigma(1, 3, 5, 7) + d(10, 11, 12, 13, 14, 15)$$

		$\bar{Q}_2 Q_1'$	$Q_2 Q_1'$	$Q_2 Q_1$	$\bar{Q}_2 Q_1$	
		00	01	11	10	
$\bar{Q}_4 Q_3$	00	0	1	3	2	
01	4	5	7	1	6	$\Rightarrow T_2 = Q_4 Q_1$
11	12	X	X	X	X	
10	8	9	X	X	X	

$$\text{For } T_1 = \Sigma(0, 1, 2, 3, 4, 5, 6, 7, 8, 9) + d(10, 11, 12, 13, 14, 15)$$

		$\bar{Q}_2 Q_1'$	$Q_2 Q_1'$	$Q_2 Q_1$	$\bar{Q}_2 Q_1$	
		00	01	11	10	
$\bar{Q}_4 Q_3$	00	0	1	3	2	
01	4	5	7	1	6	$\Rightarrow T_1 = 1$
11	12	X	X	X	X	
10	8	9	X	X	X	

Step 5: logic diagram based on required Expression.



* Other Counter (special counters):

There are 2 special counters:

① Ring counter

(Twisted ring)

② Johnson counter (switch tail counter)

⇒ Counters can be designed to generate any desired sequence of states.


* Ring counter:- It is one of the shift registers.

Counters

⇒ The output of last FF is connected to the input of first FF.

⇒ Here number of states = Number of FF's.

⇒ Here we are taking Over Riding Input (ORP) which is Asynchronous pin.



→ If $PRE = 0, Q = 1$

$CLR = 0; Q = 0$

→ Here we considered ~~D0~~ FF0 which For DFF
Output is same as Input means Input will be
the Output.

→ Here the initial value is 1000

So we connect PRE to Q_0 and CLR to

Q_1, Q_2, Q_3 . PRE (PRESET) & CLR (clear) are
active low signals.


→

The working is like


Truth Table:-

ORI	CLK	Q ₀	Q ₁	Q ₂	Q ₃	Q ₀	Q ₁	Q ₂	Q ₃
✓(low)	X	1	0	0	0	1	0	0	0
	↓	0	1	0	0	0	1	0	0
	↓	0	0	1	0	0	0	1	0
	↓	0	0	0	1	0	0	0	1
	↓	1	0	0	0	1	1	0	0

Timing Diagram



Johnson Counter: Complemented output of last FF is connected as input to the 1st FF.




→ Here, Total Number of states = $2 \times$ Number of FF's
here FF's = 4

$$\begin{aligned} \text{Total Number of states} &= 2 \times 4 \\ &= 8 \text{ states} \end{aligned}$$

Truth Table

	clk	Q_0	Q_1	Q_2	Q_3	
C/R	X	0	0	0	0	
	↓	1	0	0	0	
	↓	1	1	0	0	
	↓	1	1	1	0	
	↓	1	1	1	1	
	↓	0	1	1	1	
	↓	0	0	0	0	Waiting Input (A)
	↓	0	0	0	0	$A = 0, 0, 0, 0, 0, 0, 0, 0$
	↓	0	0	0	0	$A = 0, 0, 0, 0, 0, 0, 0, 0$ (initial state)
	↓	0	0	0	0	

Timing Diagrams ($A + \bar{A}C + (\bar{B} + \bar{C})B$)



Problems:

① A sequential circuit has two JK FF's A & B & one input α . The circuit is described by the following FF input equations $J_A = \alpha$, $K_A = B$, $J_B = \alpha$ & $K_B = A'$.

(a) Derive the state equations $A(t+1)$ & $B(t+1)$ by substituting the input equations for the J & K variables.

(b) Draw the state diagram of the circuit.

(A) Input Equations, $J_A = \alpha$, $K_A = B$ & $J_B = \alpha$, $K_B = A'$

→ Characteristic equation for JK FF

$$Q(t+1) = JQ + K'Q \quad \leftarrow Q \text{ is the present state of JK FF}$$

From that equation,

$$A(t+1) = J_A A' + K_A A \quad . \quad B(t+1) = J_B B' + K_B B$$

$$A(t+1) = \alpha \cdot A' + \alpha \cdot A \quad ; \quad B(t+1) = \alpha \cdot B' + \alpha \cdot B$$

* At $A=0, B=0, \alpha=0$,

* At $A=0, B=1, \alpha=1$

$$A(t+1) = 0 + 0 \cdot 1 = 0$$

$$A(t+1) = 1 \cdot 1 + 0 \cdot 0 = 1$$

$$B(t+1) = 0 \cdot 1 + 0 \cdot 0 = 0$$

$$B(t+1) = 1 \cdot 0 + 0 \cdot 1 = 0$$

* At $A=0, B=0, \alpha=1$

* At $A=1, B=0, \alpha=0$

$$A(t+1) = 1 \cdot 1 + 0 \cdot 1 = 1$$

$$A(t+1) = 0 \cdot 0 + 1 \cdot 1 = 1$$

$$B(t+1) = 1 \cdot 1 + 0 \cdot 0 = 1$$

$$B(t+1) = 1 \cdot 1 + 0 \cdot 0 = 1$$

* At $A=0, B=1, \alpha=0$

* At $A=1, B=0, \alpha=1$

$$A(t+1) = 0 \cdot 1 + 0 \cdot 0 = 0$$

$$A(t+1) = 1 \cdot 0 + 1 \cdot 1 = 1$$

$$B(t+1) = 0 \cdot 0 + 0 \cdot 0 = 0$$

$$B(t+1) = 0 \cdot 0 + 1 \cdot 1 = 1$$

$$B(t+1) = 0 \cdot 0 + 0 \cdot 0 = 0$$

$$B(t+1) = 0 \cdot 0 + 1 \cdot 1 = 1$$

$$A(t) = 1, B(t) = 1, z(t) = 1$$


$$A(t+1) = 1 \cdot 0 + 1 \cdot 0 = 0$$

$$B(t+1) = 1 \cdot 0 + 1 \cdot 1 = 1$$

* state table:

Present state	Input		Next State		
	A	B	x	$A(t+1)$	$B(t+1)$
0 0	0	0	0	0	0
0 0	0	1	1	1	1
0 1	0	0	0	0	0
0 1	0	1	1	0	0
1 0	0	0	0	0	0
1 0	0	1	1	1	0
1 1	0	0	0	0	0
1 1	0	1	1	0	1

* state diagram:



* A sequential circuit with two DFF's A & B, two inputs x & y & one output z specified by the following next state & output equations.

$$A(t+1) = \bar{y}y' + \bar{x}B$$


$$B(t+1) = \bar{x}A + \bar{y}B'$$

$$z = A$$

- (a) Draw the logic diagram of the circuit
- (b) List the state table for the sequential circuit
- (c) Draw the corresponding state diagram.

(A) $A(t+1) = D$ for DFF's.

(a)



b) state table:

Present state	Inputs	Next state		Output				
		A	B	x	y	A(t+1)	B(t+1)	z
0 0	0 1	0	0	0	1	0	0	0
0 0	1 0	0	0	0	0	0	0	0
0 0	1 1	1	1	1	1	1	1	0
0 1	0 0	0	1	0	0	0	1	0
0 1	0 1	0	0	0	1	0	0	0
0 1	1 0	0	0	0	0	0	0	0
0 1	1 1	1	0	1	0	0	0	0
1 0	0 0	1	0	0	0	0	1	1
1 0	0 1	0	0	0	0	0	0	1
1 0	1 0	0	0	0	0	0	0	1
1 0	1 1	0	1	0	1	1	1	1
1 1	0 0	0	1	0	1	0	1	1
1 1	0 1	0	0	0	0	0	0	1
1 1	1 0	0	0	0	0	0	0	1
1 1	1 1	1	1	1	1	1	1	1

② state diagram:-

