

Number Systems :

Any number can be expressed with help of its radix / base.

'4' Number Systems Categorized :

1. Decimal Number System | radix = 10
2. Binary Number System | radix = 2
3. Octal Number System | radix = 8
4. Hexadecimal Number System | radix = 16

0 to 9 → Decimal Number System

0 & 1 → Binary Number System

0 to 7 → Octal Number System

(0 to 9) & (10 to 15)

Decimal → A to F

10-A , 11-B , 12-C , 13-D , 14-E , 15-F

} Hexadecimal
Number
System.

In general a number expressed in a base - r system has coefficients multiplied by powers of ' r '

$$a_n r^n + a_{n-1} r^{n-1} + a_{n-2} r^{n-2} + \dots + a_1 r^1 + a_0$$

$$\text{Ex: } (749)_{16}, (243)_8, (3A6)_{16}, (1011)_2$$

<u>Decimal</u>	<u>octal</u>	<u>hexadecimal</u>
0	000	0000
1	001	0001
2	010	0010
3	011	0011
4	100	0100
5	101	0101
6	110	0110
7	111	0111
8		1000
9		1001
10		1010 (A)
11		1011 (B)
12		1100 (C)
13		1101 (D)
14		1110 (E)
15		1111 (F)

Octal - requires '3' bits in Binary Number System
 $2^3 = 8$

Hexadecimal - requires '4' bits in Binary Number System
 $2^4 = 16$

Conversions :

1. Binary to octal
2. Octal to Binary
3. Binary to Hexadecimal
4. Hexadecimal to Binary
5. octal to hexadecimal
6. Hexadecimal to octal

7. Conversion of any radix to decimal
8. Conversion of decimal to any radix
 - i) Successive division for Integer part
 - ii) Successive multiplication for fractional part.

1. Binary Number System to Octal Number System:

$$\textcircled{1} \quad (1011001)_2 \rightarrow (131)_8$$

\downarrow MSB \downarrow LSB

$$\begin{array}{c} 001 \\ \downarrow \quad \downarrow \quad \downarrow \\ 1 \quad 3 \quad 1 \end{array}$$

$$\textcircled{2} \quad (111000111)_2 \rightarrow (707)_8$$

7 0 7

2. Octal Number System to Binary Number System:

$$\textcircled{1} \quad (745)_8 \rightarrow (\)_2$$

$$(111100101)_2$$

$$\textcircled{2} \quad (523, 765)_8 \rightarrow (\)_2$$

$$(101010011, 11110101)_2$$

3. Binary Number System to Hexadecimal Number System:

$$\textcircled{1} \quad \underbrace{0001}_1 \underbrace{0110}_6 \underbrace{1011}_B \rightarrow (16B)_{16}$$

$$\textcircled{2} \quad \underbrace{0011101010}_1 \cdot \underbrace{1110}_E \rightarrow (1EAE)_{16}$$

4. Hexadecimal Number System to Binary Number System:

① $(A\ 9\ 5\ B)_{16} \rightarrow (?)_{16}$

$\downarrow \downarrow \downarrow \downarrow$

1010 1001 0101 1011

$(1010100101011011)_2$

5. Octal Number System to Hexadecimal Number System:

① $(756)_8 \rightarrow (?)_{16}$

Step 1 : $(756)_8 \rightarrow (111101110)_2$

Step 2 : $(111101110)_2 \rightarrow (1EE)_{16}$

6. Hexadecimal Number System to Octal Number System:

① $(C592)_{16} \rightarrow (?)_8$

Step 1 : $(C592)_{16}$

$(1100\ 0101\ 1001\ 0010)_2$

Step 2 : $(142622)_8$

Weighted code :

Example

↳ Binary Code

18421 2421 , 5211

5311

6 = 0110

$= 8 \times 0 + 1 \times 4 + 1 \times 2 + 0 \times 1 = 6$

8 = 1110 / 1101

9 = 1110 / 1101

$$\begin{array}{r} 2 | 9 \\ 2 | 4 & 1 \\ 2 | 2 & 0 \\ 1 & 0 \end{array}$$

9 = 1001

5x11 → 9 → 1010

$$5 \times 1 + 3 \times 1 + 1 \times 1 + 1 \times 10$$

$$5 + 3 + 1 + 0 = 9$$

$$9 \rightarrow 1010 / 0101$$

Ex : ? (what is excess - 3 code for 7)

$$7 \rightarrow 0111 +$$

$$(23)0011$$

$$\begin{array}{r} \\ 1 \\ \hline \text{binary } 1010 \\ \hline \text{address} \end{array}$$

$$\text{sum} = 0 / \text{carry} = 1$$

$$\frac{1}{1}$$

$$1010$$

$$2^2 + 02^2 +$$

$$8 + 2 = 10$$

* Here adding 1 & 1, write sum also & carry 1 to next significant bit

Since it does not have any weighting factor so it considered as unweighted.

ii) Gray Code :

(i) Binary to Gray Code Conversion

→ Convert $(1100110)_2$ to Gray Code.

* Code
Binary Code \leftrightarrow Gray code by XOR gate / Exclusive OR function

A	B	XOR O/P
0	0	0
0	1	1
1	0	1
1	1	0

* If we have n variable then we have 2^n Combinations in truth table

$$* A \oplus B = AB' + A'B$$

* For 3 variables, 8 combinations.

000	100
001	101
010	110
011	111

* Convert $(1100110)_2$ to Gray code

MSB \downarrow
1100110
performed \downarrow 1010101 This is the required Gray code
XOR

From start doing from MSB & with corresponding successive bldigit, perform XOR operation & copy that result, repeat until reach LSB.

(ii) Gray Code to binary Code:

MSB \downarrow 11111101 \leftarrow Gray code.
1010110 \rightarrow binary code
This is the equivalent binary code.
 \Rightarrow Here also perform XOR operation in such that, first Copy it as it is, then perform XOR operation to copied no & next bit of msb, in this way we repeat until reach LSB.

Ex :- 101010101 \leftarrow Gray
1100110

This is the equivalent binary code

* Self - Complement Code

* Reflected codes

\Rightarrow n-bit gray code is a member of a class called reflected Codes

Rule for obtaining reflected code:

→ n-bit gray code can be generated from (n-1) bit code.

Suppose, we want 3-bit reflected code.

As per above slot, it's can be obtained from 2-bit codes.

* Above axis

MSB → 0

* Below axis

MSB → 1

	1 bit	2 bit	3 bit	4 bit
0	MSB 0 0	0 11	0 011	0 0000
	0 1	0 10	0 010	0 0011
1	MSB 1 1	1 10	0 110	0 0111
	1 0	1 11	0 111	0 1110
		1 01	0 101	1 0100
		1 01	0 100	1 100
				1 101
				1 111
				1 110
				1 010
				1 011
				1 001
				1 000

* Alpha Numeric codes:

Ex: ASCII code → American standard code for Implement Interchange.

Ex: EBCDIC code

Extended Binary Code Decimal Interchange Code.

ASCII Code:

* This code used for representing characters, i.e., letters, numbers, special symbols, Mathematical symbols, Punctuation marks, Control Characters.

→ 7 bit code, i.e., that means 2^7 different characters.
(128)

(We can represent)

→ we are using ASCII Code in our laptops

→ The ASCII 7 bit divides into 2 portions.

i.e., left portion

having 3 bits

Here we called


(zone bits)

right portion.

having 4 bits.

Here we called

(Numeric bits)




→ In ASCII, we have 8 bit also, (but we are using mostly 7-bit)

EBCDIC :

→ It is used to represent Large Computer System.
ex: mainframes.

→ Using 8-bit representation.

8 bits → 256 characters.



Ex: encode the word "Binary" in ASCII form
using 4 bits.

B	I	N	A	R	Y	
412	49	4E	41	58	59	
hexa decimal NO	↓	↓	↓	↓	↓	
3bit	4bit					
100	0010	419	41E	411	52	
<u>1000010</u>	<u>1001001</u>	<u>1001110</u>	<u>1000001</u>	<u>1010010</u>		
	59					
	<u>1011001</u>					

$$\begin{array}{r} 214 \\ 212 - 0 \\ \hline 1-0 \end{array}$$

$$\begin{array}{r} 212 \\ 212 - 0 \\ \hline \end{array}$$

$$E \rightarrow 14$$

→ complements of numbers.

Binary, Decimal, octal, hexadecimal.

→ used to simplify subtraction operation.

Binary Subtraction:

A	B	Difference	Borrow
0	0=0	0	0
0	1=1	1	1
1	0	1	0
1	1	0	0

$$\begin{array}{r} 01 & 01101 \\ 0 & 110 \\ \hline 0 & 011 \end{array}$$

A	B	C	Difference	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$\text{Ex: } \begin{array}{r} 0\ 0\ 0\ 1 \\ 1\ 1\ 1\ 0 \\ \hline 0\ 0\ 1\ 1 \end{array}$$

$$\begin{array}{r} 0\ 1\ 0\ 1 \\ 0\ 1\ 1\ 1 \\ \hline 0\ 1\ 1\ 0 \end{array}$$

$$\begin{array}{r} 0\ 1\ 0\ 0\ 0\ 0 \\ 1\ 1\ 1\ 1\ 1\ 1 \\ \hline 0\ 1\ 0\ 0\ 1\ 1 \end{array}$$

$$\text{Ex: } \begin{array}{r} 1\ 0\ 0\ 1 \\ 0\ 1\ 1\ 0 \\ \hline 0\ 0\ 1\ 1 \end{array} \quad * \begin{array}{r} 0\ 1\ 0\ 0\ 0\ 1 \\ 1\ 1\ 1\ 1 \\ \hline 0\ 1\ 0\ 0\ 1\ 0 \end{array}$$

$$\begin{aligned} &\rightarrow (10^3 - 1) - 497 \quad (5297)_{10} \leftarrow 9's \text{ complement} \\ &- (1000 - 1) \quad \rightarrow (10^4 - 1) - 5297 \\ &(999) - 497 \quad \rightarrow (9999 - 5297) \\ &\rightarrow (502)_{10} \quad \rightarrow (4702)_{10} \end{aligned}$$

* 10's Complement :-

add 1 to 9's complement

$$((r^n - 1) - N + 1) \rightarrow r^n - N$$

Ex: 10's complement of $(5555)_{10}$

$$\begin{array}{r} 10^4 - 5555 \\ 10000 - 5555 \\ \hline \rightarrow 4445. \end{array}$$

Subtraction using Complements :

→ The subtraction of two n-digit unsigned numbers in base r can be done as follows

M, N are two numbers.

* M-N → two cases.

i) If $m \geq N \rightarrow m-N = x$'s complement (or)

$(r-1)$'s Complement of $N+m$

r 's Complement

and carry is added to the result.

end carry is neglected

ii) If $m < N$

$m-N = r$'s Complement (or) $(r-1)$'s Complement of $N+m = x$.

→ Again r 's Complement (or) $(r-1)$'s Complement of x with placing - sign in front is the final result.

Ex: for given $x=1010100$ & $y=1000011$ find (i) $x-y$ & (ii) $y-x$ using 1's complement.

i) $x-y = 1$'s Complement of $y-x$.

$$0111100 + 1010100.$$

$$\begin{array}{r} 0111100 \\ 1010100 \quad (+) \\ \hline 0010000 \end{array}$$

$$16+1=17$$

$$\begin{array}{r} x = 1010100 \quad - 84 \\ y = 1000011 \quad - 67 \\ \hline \text{Sub} \quad 0010001 \quad 17 \end{array}$$

ii) $y-x = 1$'s of Complement of $x+y$.

$$0101011 + 1000011$$

$$\begin{array}{r} 0101011 \\ 1000011 \quad (+) \\ \hline 1101110 \end{array}$$

$\leftarrow x$

$$\begin{array}{r} 0010001 \end{array}$$

$\leftarrow 1$'s Complement

$$(1001)_2 = (17)_{10}$$

$$\begin{array}{r} 1001 \rightarrow 9 \\ 0110 \rightarrow 6 \\ \hline 0011 - 3 \end{array}$$

ex: $\begin{array}{r} 1000001 \\ 011110 \\ \hline 000011 \end{array}$

21 dec

Complement & numbers :

two types of Complements for each base are System.

① The Radix Complement (r's Complement)

② diminished radix complement ($r-1$)'s complement.

→ most probably used techniques r's Complement.

→ 2's Complement & 10's Complement.

→ under ($r-1$)'s Complement is 9's Complement.

→ 1's Complement :

By changing 1's to 0 & 0's to 1's is called 1's Complement in Binary numbers.

ex: what is 1's complement of.

$$\begin{array}{r} 10110110 \\ \underline{01001001} \rightarrow 1's \text{ Complement.} \end{array}$$

using formula :- $(r^n-1) - N / r^n - 1 - N + 1$

2's 9's 2's or 10's

$$\begin{array}{r} 33 \\ 30 \\ \hline 3 \end{array}$$

$r - \text{radix}$

$n = \text{no.of bits/digits}$

$N = \text{Given number}$

$$10110110.$$

$$(2^8 - 1) - N$$

$$(256 - 1) - N$$

$$(255) - N$$

↓
Binary form.

$$(255)_{10} - (1111111)_2$$

$$\begin{array}{r} 1111111 \\ 10110110 \\ \hline 01001001 \end{array}$$

2	255
2	127 - 1
2	63 - 1
2	31 - 1
2	15 - 1
2	7 - 1
2	3 - 1
2	1 - 1
	0 - 1

→ α 's Complement :

By adding '1' to the 1's complement result.

→ What is α 's complement of 10110110?

$$\begin{array}{r}
 01001001 \quad \leftarrow 1\text{'s complement} \\
 11111111 \quad 1+1 \\
 \hline
 01001010
 \end{array}$$

$\overbrace{\qquad\qquad\qquad}$ → α 's complement.

→ α 's Complement :

* $(r^n - 1) - N$

→ What is α 's complement of $(497)_{10}$.

① $x = 10101101$ & $y = 11100100$ find (i) $x-y$ (ii) $y-x$ using 1's complement.

② $x = 1111101$ & $y = 0100010$ find (i) $x-y$ (ii) $y-x$ using 1's complement.

→ 10's complement Subtraction.

Ex: find $1888 - 1620$ using 10's complement.

Let $m = 1888$, $N = 1620$.

(i) $m-N = 10\text{'s complement of } N+m. 10\text{'s complement of } N.$

$\rightarrow r^n - N$

$\rightarrow 10^4 - 1680$

$\rightarrow 10000 - 1620$

$\rightarrow 8380$

$$\begin{array}{r}
 8380 \\
 1888 \quad (+) \\
 \hline
 0268
 \end{array}$$

Carry
 $C - 10$)
↓
sum.

$$\begin{array}{r}
 1888 \\
 1620 \quad (-) \\
 \hline
 268
 \end{array}$$

find $1620 - 1888$?

$\rightarrow 10^{'S}$ Complement of 1888

$$10^{'L} 1888$$

$$\rightarrow 10000 - 1888$$

8112

1620 (+)

x = 9732

$10^{'S}$ Complement $\rightarrow 10000 - 9732$

$$\boxed{N-m} \Rightarrow (268)$$

Self Complement Code :

If a weighted code is self complementing total weight must be '9'

$$\rightarrow BDC + \boxed{8421} \times \\ (15) \times$$

$\rightarrow 8421$

(9) weighted code / Self complement code.

$\rightarrow 9^{'S}$ Complement in Binary

Ex: 9's complement of 7

$$(10^1 - 1) - N \quad \text{in } 8421 \text{ Code}$$

$$(10 - 1) - 7 \quad 7 = 0111 / 1101$$

$$9 - 7 \quad 2 = 1000 / 0010 \\ = 8$$

\downarrow
1's complement.

* Signed binary numbers:

+9, -9 using sign bit a Computer can understand

20 \rightarrow unsigned Number.

+20 \rightarrow Signed Number.

+20 \rightarrow 010100 - Binary form.

\uparrow
Sign bit (left most bit is a sign bit)

→ To represent a +ve number, we have only one representation.

* Sign - Magnitude representation.

$$+9 = \underbrace{0000100}_\text{Magnitude} \quad (\text{using 8 bits})$$

→ To represent a negative number we have 3 ways.

(i) Signed - magnitude.

(ii) Signed - 1's Complement.

(iii) Signed - 2's Complement.

* Signed Arithmetic :

1. Addition :

Addition of two signed numbers using 8 bits and Signed 2's Complement representation.

Ex :- 6 & 13

$$\begin{array}{r} +6 - 00000110 \\ +13 - 00001101 \\ \hline +19 - 00010011 \end{array}$$

$$\begin{array}{r} -6 \rightarrow 10000110 \\ \quad \quad \quad 11111001 \\ \quad \quad \quad + \\ \hline \quad \quad \quad 11111010 \end{array}$$

11111010 ← 6' in 2's Complement.

(iii) $-6 \rightarrow 11111010$

$$\begin{array}{r} +13 \rightarrow 00001101 \\ \oplus \\ \hline 00000111 \end{array}$$

→ End carry neglected

$$\begin{array}{r} -13 \rightarrow 10001101 \\ \quad \quad \quad 11110010 \\ \quad \quad \quad + \\ \hline \quad \quad \quad 1110011 \end{array}$$

$$\begin{array}{r}
 \text{(iii)} \quad +6 \rightarrow 000000110 \\
 -13 \rightarrow 11110011 + \\
 \hline
 -7 \rightarrow 11111001
 \end{array}$$

$$\begin{array}{r}
 \text{(iv)} \quad -6 \rightarrow 11111010 \\
 -13 \rightarrow 11110011 + \\
 \hline
 -7 \rightarrow 11101101
 \end{array}$$

↓
End carry neglected.

Subtraction :


Subtraction of two signed binary numbers when negative number are in 2's Complement form is very simple.

→ Take 2's Complement of subtrahend (including Sign bit) and add it to minuend (including Sign bit)

$$\begin{array}{r}
 -6 - 13 = -6 + (-13) \\
 \uparrow \\
 \text{Take 2's Complement.}
 \end{array}$$

$$\begin{array}{r}
 -6 \rightarrow 11111010 \rightarrow 11111010 \\
 -13 \rightarrow 11110011 \rightarrow 00001101 + \\
 \hline
 00001100 + \\
 \hline
 00001101
 \end{array}$$

↓
End carry neglected.



~~and~~ precipitation:

Ex : multiplicand \rightarrow 10100.1 $\rightarrow (32.5)_n$
 multiplier \rightarrow 01001.1 $\rightarrow (45)_n$

$$\begin{array}{r}
 101101 \times 01001 \\
 \hline
 101101 \\
 101101 \\
 000000 \\
 000000 \\
 + 01101 \\
 \hline
 00000000 \\
 \hline
 01100101011
 \end{array}$$

Binary Division

$$\textcircled{1} \quad 101010 \div 10 \rightarrow \begin{array}{l} \text{division} \\ \text{dividend} \\ \hline \end{array}$$

* Do it by actual division

$$\begin{array}{r}
 & \underline{0111} \\
 110 & | 101010 \\
 110 & \cancel{\quad\quad\quad} \\
 \hline
 1010 & \\
 (-) & 110 \\
 \hline
 & 1001 \\
 (-) & 110 \\
 \hline
 & 0110 \\
 (-) & 110 \\
 \hline
 & 0
 \end{array}$$

$$\frac{100 \angle 110}{5 \quad 6}$$

So, the coefficient is 0

卷之三

1026

976

$$\text{quotient} = 110$$

$$= 0 \text{ ml} = 110$$

Remainder = 0.

Ex : 1011010 ÷ 1010.

$$\begin{array}{r}
 & \underline{1001} \\
 1010 & \underline{\overline{| 1011010}} \\
 & \underline{1010} \quad \downarrow \downarrow \\
 & \underline{1010} \\
 & \underline{1010} \\
 & \underline{\underline{0}}
 \end{array}$$

$\text{IO}_3^- + \text{I}^- \rightarrow \text{I}_2$

10 < 1010

$$|D| < |D|D$$

$$1010 = 1010 \rightarrow r$$

$$\text{Quotient} = 1001$$

$$\text{remainder} = 0.$$

$$* 100100000 \div 1101$$

$$\begin{array}{r} 010110 \\ \hline 1101 | 100100000 \\ 1101 \downarrow \\ 010100 \\ 1101 \downarrow \\ 01110 \\ 1101 \downarrow \\ 010 \end{array}$$

quotient $\rightarrow 10110$

remainder $\rightarrow 10$

$$* 1111010101 \div 101$$

$$\begin{array}{r} 1111 \\ \hline 100 | 111101 \\ 100 \downarrow \\ 111 \\ 100 \downarrow \\ 110 \\ 100 \downarrow \\ 101 \\ 100 \downarrow \\ 1 \end{array}$$

$$1101 > 1001$$

$$\begin{array}{r} 10010 \quad 1101 \\ 16 \quad 2 \\ 18 > 84 \quad 1 \\ 13 \end{array}$$

$$01010 < 1101$$

Q

10

$$10100$$

4

$$20 > 1101$$

$$1110 > 1101$$

$$842$$

$$10 < 1101$$

$$\begin{array}{r} 101010 \\ \hline 101 | 1101010 \\ 101 \downarrow \\ 110 \\ 101 \downarrow \\ 110 \\ 101 \downarrow \\ 11 \end{array}$$

1. Given $a = 10101001$ & $b = 1101$

find (i) $a+b$ (ii) $a-b$ (iii) $a \cdot b$ (iv) a/b

2. find $(3250 - 2532)$ using 102 complement

①

SOL: $a = 10101001$
 $b = 1101$





$$a+b \Rightarrow 10101001$$

$$1101$$

$$\hline 10110110$$

*Logic Gates :

(n basic logic gate have 2 input & 1 output)
 ⇒ Allowing /retarding , particular signal /value.

Name	Graphic symbol	Algebraic function	Truth table															
1. AND		$F = x \cdot y$ (dot product)	<table border="1"> <tr> <th>x</th><th>y</th><th>F</th></tr> <tr> <td>0</td><td>0</td><td>0</td></tr> <tr> <td>0</td><td>1</td><td>0</td></tr> <tr> <td>1</td><td>0</td><td>0</td></tr> <tr> <td>1</td><td>1</td><td>1</td></tr> </table>	x	y	F	0	0	0	0	1	0	1	0	0	1	1	1
x	y	F																
0	0	0																
0	1	0																
1	0	0																
1	1	1																
2. OR		$F = x + y$ (not binary addition) (logical addition) $1+1=1$	<table border="1"> <tr> <th>x</th><th>y</th><th>F</th></tr> <tr> <td>0</td><td>0</td><td>0</td></tr> <tr> <td>0</td><td>1</td><td>1</td></tr> <tr> <td>1</td><td>0</td><td>1</td></tr> <tr> <td>1</td><td>1</td><td>1</td></tr> </table>	x	y	F	0	0	0	0	1	1	1	0	1	1	1	1
x	y	F																
0	0	0																
0	1	1																
1	0	1																
1	1	1																
3. Inverter / NOT		$F = \bar{x}$ (x complement)	<table border="1"> <tr> <th>x</th><th>F</th></tr> <tr> <td>0</td><td>1</td></tr> <tr> <td>1</td><td>0</td></tr> </table>	x	F	0	1	1	0									
x	F																	
0	1																	
1	0																	
4. Buffer		$F = x$ (It is opposite to inverter)	<table border="1"> <tr> <th>x</th><th>F</th></tr> <tr> <td>0</td><td>0</td></tr> <tr> <td>1</td><td>1</td></tr> </table>	x	F	0	0	1	1									
x	F																	
0	0																	
1	1																	

AND

$$F = (x \cdot y)!$$

$$= \bar{x} \cdot \bar{y}$$

(Complement of dot product)

x	y	F
0	0	1
0	1	0
1	0	0
1	1	0

NOR

$$F = (\bar{x} + \bar{y})$$

(Complement of Logical addition)

x	y	F
0	0	1
0	1	0
1	0	0
1	1	0

Exclusive-OR
(XOR)

$$F = xy' + x'y$$

$$= x \oplus y$$

(Similar i/p \rightarrow 0 (O/P))

(different i/p \rightarrow 1 (O/P))

x	y	F
0	0	0
0	1	1
1	0	1
1	1	0

Exclusive-NOR
XNOR

$$F = (\bar{x} \oplus \bar{y})$$

$$= \bar{x}\bar{y} + x'y'$$

[For similar i/p \rightarrow 1 (O/P)]

[For different i/p \rightarrow 0 (O/P)]

x	y	F
0	0	1
0	1	0
1	0	0
1	1	1

Inversion of XOR.

There are 8 basic gates [Logic gates]

* NAND & NOR gates are "Universal gates"

* By using NAND & NOR gates, we can implement any logic gate function, that's why NAND & NOR gate are called universal gates.

10's Complement:

↳ find its 9's complement & add 1

Ex : 12423

If, 9's complement

8576

10's Complement $\rightarrow 8576 + 1 = 8577$

$x = 1010110$

$y = 11100100$

Using 1's Complement.
($y-1$)'s Complement)

$x-y \text{ is}$

Complement of $y+x$

$\rightarrow 00011011$

10101101

$(+) \frac{111111}{11001000}$

\downarrow
It is not a +ve number
1's Complement

$x = 1010101 - 173$

$2725 \quad 2^{32} 2^0$

$128 \quad 32 \quad 8 \quad 4 \quad 1$

$y = \underline{\hspace{2cm}} \quad 221$

$x-y = -55$

$\underline{00110111}$

This is required answer.

$- (110111)_2 = -(55)_{10}$

2^5

$y-x$

1's Complement of $x+y$

01010010

$(+) \frac{11100100}{100110110}$

\downarrow
end carry +1

$\underline{00110111}$

$228 - 173$

$= 55$

* NO Carry Means
 \rightarrow It indicates -ve value.

$(110111)_2 = 55$

$Ex : x = 1111101$

$y = 0100010$

Using 1's Complement.

$x-y$

= 1's Complement of $y+x$

$\Rightarrow 1011101$

1111101

$\frac{11011010}{\downarrow}$
end carry +1

$\underline{101010011}$

$1011011 = 91$

$x = 2^6 + 2^5 + 2^4 + 2^3 + 2^2 + 1$
 $= 64 + 32 + 16 + 8 + 4 + 1$
 $= 125$

$y = 32 + 2 = 34$

$x-y = 125$
 $\underline{39 (-)}$
 $\underline{91}$

$y - x$
= 1's complement of $x+y$

$$\begin{array}{r} 0000010 \\ 0100010 \\ (+) \quad \quad | \\ \hline 0100100 \end{array}$$

$$34 - 101 \\ = -91$$

NO end carry

so, 1's Complement of $0100100 = -(1011011)$
 $= -(91)$

29 Dec

Boolean Algebra :

It is defined with a set of elements,
a set of operators & number of rules, laws,
theorems & postulates

Postulates & theorems of Boolean Algebra :

- ① a) $x+0=x$ b) $x-1=x$
- ② a) $x+x'=1$ b) $x \cdot x'=0$
- ③ a) $x+x=x$ b) $x \cdot x=x$
- ④ $(x')' = x \rightarrow$ Involution.
- ⑤ a) $x+y = y+x$ b) $x \cdot y = y \cdot x \rightarrow$ Commutative
- ⑥ a) $x+(y+z) = (x+y)+z$ b) $x(yz) = (xy)z \rightarrow$ Associative.
- ⑦ a) $x \cdot (y+z) = xy + xz$ b) $x+(yz) = (x+y)(x+z) \rightarrow$ distributive
- ⑧ a) $(x+y)' = x' \cdot y'$ b) $(xy)' = x' + y' \rightarrow$ de-morgan's theorem
- ⑨ a) $x+x'y = x$ b) $x \cdot (x+y) = x \rightarrow$ absorption.

Duality :

By interchanging AND & OR operators
and replacing 1's by 0's & 0's by 1's

$$1. a) x+x = x ?$$

$$\begin{aligned}x+x &= (x+x) \cdot 1 \\&= (x+x) \cdot (x+x') \\&= x+(x \cdot x') \\&= x+0 \\&= x.\end{aligned}$$

$$b) x \cdot x = x ?$$

$$\begin{aligned}x \cdot x &= x \cdot x + 0 \\&= x \cdot x + x \cdot x' \\&= x \cdot (x+x') \\&= x \cdot 1 \\&= x.\end{aligned}$$

$$2. a) x+1=1 ?$$

$$\begin{aligned}x+1 &= (x+1) \cdot 1 \\&= (x+1)(x+x') \\&= x+(x+1) \\&= x+x' \\&= 1\end{aligned}$$

$$b) x \cdot 0=0.$$

$$\begin{aligned}x \cdot 0 &= x \cdot 0 + 0 \\&= x \cdot 0 + x \cdot x' \\&= x \cdot (0+x') \\&= x \cdot x' \\&= 0.\end{aligned}$$

$$3. x+xy=x$$

$$\begin{aligned}x+xy &= x \cdot (x+y) \\&= x \cdot (1+y) \\&= x \cdot 1 \\&= x.\end{aligned}$$

De-morgan's Theorem :

1. The Complement of a product of variables is equal to the sum of the complements of the variables

$$(x \cdot y)' = \overline{x} + \overline{y} / (x \cdot y)' = x' + y'$$

2. The Complement of Sum of variables is equal to the product of Complement of variables.

$$\overline{x+y} = \overline{x} \cdot \overline{y} / (x+y)' = x' - y'$$

Truth table :

x	y	x.y	$\overline{x.y}$	$\overline{x} \cdot \overline{y}$	$\overline{x+y}$
0	0	0	1	1	1
0	1	0	1	0	1
1	0	0	1	0	1
1	1	1	0	0	0

Ex: Apply demorgan's theorem to the following &
Simplify.

i) $\overline{(A+B+C)}$

$$\begin{aligned}\overline{(A+B+C)} &= \overline{A+B} \cdot \overline{C} \\ &= (\bar{A}, \bar{B}) \cdot \bar{C} \quad (\because (x^l)^l = x) \\ &= (A \cdot B) + C.\end{aligned}$$

ii) $\overline{(A+B)+CD}$

$$\begin{aligned}\overline{(A+B)+CD} &= \overline{A+B} \cdot \overline{CD} \\ &= (\bar{A} \cdot \bar{B}) \cdot \bar{C} \bar{D} \\ &= (\bar{A} \cdot \bar{B}) \cdot \bar{C} + \bar{D} \\ &= (A \cdot B) \cdot (C + D)\end{aligned}$$

Find the Complement of following Expressions.

i) $F_1 = (AB + C)\bar{D} + E$

$$\begin{aligned}F_1 &= (\bar{A}\bar{B} + C)\bar{D} + E \\ &= \overline{(\bar{A}\bar{B} + C)\bar{D} + E} \\ &= \overline{(\bar{A}\bar{B} + C)\bar{D}} \cdot \bar{E} \\ &= (\bar{A}\bar{B} \cdot \bar{C} + \bar{D}) \cdot \bar{E} \\ &= (\bar{A} \cdot \bar{B} \cdot \bar{C} + \bar{D}) \cdot \bar{E} \\ &= ((\bar{A} + \bar{B}) \cdot \bar{C} + \bar{D}) \cdot \bar{E} \\ &= ((\bar{A} + B) \cdot \bar{C} + D) \cdot \bar{E}\end{aligned}$$

ii) $F_2 = (x+y+z)(\bar{x}+\bar{z})(x+y)$

$$\begin{aligned}&\overline{(x+y+z) \cdot (\bar{x}+\bar{z}) \cdot (x+y)} \\ &= \overline{(x+y+z)} + \overline{(\bar{x}+\bar{z})(x+y)} \\ &= (\overline{x+y+z}) + (\overline{\bar{x}+\bar{z}}) + (\overline{x+y}) \\ &= \overline{x+y} \cdot \bar{z} + \bar{x} + \bar{z} + \bar{x} \cdot \bar{y} \\ &= \overline{x \cdot y} \cdot \bar{z} + \bar{x} + \bar{z} + \bar{x} \cdot \bar{y} \\ &= \overline{x \cdot y} \cdot \bar{z} + x + z + \bar{x} \cdot \bar{y} \\ &= \overline{x \cdot y} \cdot \bar{z} + x + z + \bar{x} \cdot \bar{y}\end{aligned}$$


$$\begin{aligned}
 \text{iii) } F_1 &= \bar{x}y\bar{z} + \bar{x}\bar{y}z \\
 \frac{\bar{x}y\bar{z} + \bar{x}\bar{y}z}{\bar{x}y\bar{z} + \bar{x}\bar{y}z} &= (\bar{x} \cdot y \cdot \bar{z}) \cdot (\bar{x} \bar{y} z) \\
 &= (\bar{x} \cdot y + \bar{z}) \cdot (\bar{x} \bar{y} + \bar{z}) \\
 &= (\bar{x} + \bar{y} + \bar{z}) \cdot (\bar{x} + \bar{y} + \bar{z}) \\
 &= (x + \bar{y} + z) \cdot (x + \bar{y} + \bar{z})
 \end{aligned}$$

$$\text{iv) } x(\bar{y}\bar{z} + yz)$$


$$\begin{aligned}
 x(\bar{y}\bar{z} + yz) &= \bar{x} + (\bar{y}\bar{z} + yz) \\
 &= \bar{x} + (\bar{y}\bar{z}) \cdot (yz) \\
 &= \bar{x} + (\bar{y} + \bar{z}) \cdot (\bar{y} + z) \\
 &= \bar{x} + (y + z) \cdot (\bar{y} + \bar{z}).
 \end{aligned}$$

$$\text{Ex: } F = A \cdot B + C \cdot D$$


Draw using Logic gates.



$$F = A + CD + ABC \text{ using Logic gates.}$$



$$F = A + \bar{B}\bar{C} + AB$$



* Map Method:

- When we try to simplify Boolean functions in normal ways then it is a time consuming process and, we have to re-write the simplified expressions after each step.
- To overcome this difficulty, Karnaugh introduced a method for simplification of Boolean functions in an easy way. That is known as Map Method.
- Map Method is also known as Karnaugh map or k-map (k represents karnaugh).
- The k-map is a systematic way of simplifying Boolean Expressions.
- K-map is a pictorial method used to minimize Boolean Expressions without having to use Boolean algebra theorems and equation manipulation.
- K-map simplification is simpler and less prone compared to the ~~the~~ method of solving the logical Expressions using Boolean laws.
- With the help of the k-map method, we can find the simplest POS and SOP Expressions, which is known as the minimum Expression.

- The given Expression / function should be in Canonical form which is either sum of Minterms or product of Maxterms.
- Outcome of k-map is a standard form which means it may be SOP (sum of products form) or POS (product of sums form).
- K-map method is used for Expressions containing 2, 3, 4 and 5 variables. For a higher number of variables, there is another method used for simplification called the Quine-McClusky method.
- In k-map, the number of cells is similar to the total number of variable input combinations.
Ex:- if number of variables is 3,
the no. of cells is $2^3 = 8$.
if number of variables is 4,
the no. of cells is $2^4 = 16$.
- The k-map grid is filled using 0's and 1's.
- The k-map is solved by making groups:-

→ steps used to solve the expressions using k-map are:-


- ① First, we find the k-map as per the number of variables.
- ② Find the minterms and maxterms in the given Expression.
- ③ Fill cells of k-map SOP with '1' respective to the minterms.
- ④ Fill cells of the block for POS with '0' respective to the maxterms.
- ⑤ Next, we create rectangular groups that contain total terms in the power of two like 2, 4, 8 --- and try to cover as many elements as we can in one group.
→ Grouping rules:- (sum of Minterms)

- ① Group a two adjacent squares contains 1's that form a pair.
- ② Group a two adjacent pairs contains 1's that form a quad.
- ③ Group a two adjacent quads contains 1's that form an octet and so on - -

With the help of these groups, we find the product terms and sum them up for the SOP form.


2 Variable K-map: There is a total of 4 variables in a 2-variable K-map. There are two variables in the 2-variable K-map.

structure of the 2 variable K-map:



- In the above figure, there is only one possibility of grouping four adjacent minterms.
- The possible combinations of grouping 2 adjacent minterms are $\{m_0, m_1\}, \{m_2, m_3\}, \{m_0, m_2\}$ and $\{m_1, m_3\}\}.$

{ Note: here gray code is used.



Based on gray code, the K-map cells are numbered.

- The gray code property is used in k-map to simplify Boolean functions. Due to this error probability is reduced. You can identify adjacent 1's or 0's and reduce it.
- Because of gray code only changes one bit at a time as you move between adjacent states, so it makes the groupings of terms possible, because they are neat to each other.
- If you used binary code instead of gray code, the regions would be disjointed disjoined and the grouping of terms not be obvious.
- That's why the cells in a k-map are numbered in gray code so that only one bit is changed and you can take variables of consecutive cells in common to cancel out the varying bit.

Eg:- Minimize the Boolean Expression


$$\underline{F(x,y)} = xy + \bar{x}y' + \bar{x}y$$

(A) Given,

$$F(x,y) = xy + \bar{x}y' + \bar{x}y, \quad \begin{array}{l} xy = 01 = 1 \\ \bar{x}y' = 10 = 2 \end{array}$$

$$xy = 11 = 3$$

$$\therefore F(x,y) = \Sigma(1,2,3)$$



\Rightarrow we know that, possible groups are

$$(m_0, m_1), (m_2, m_3), (m_0, m_2), (m_1, m_3)$$

means Here, those groups are

$$(0,1), (1,1), (0,1), (1,1)$$

so, we won't consider $(0,1)$ here in this example. so, we won't consider (m_0, m_1) , (m_0, m_2) . We consider, (m_2, m_3) and (m_1, m_3) . whose values are $(1,1)$ and $(1,1)$.

$$\therefore \text{group-1} \Rightarrow (m_2, m_3) = (1,1) = x$$

$$\text{group-2} \Rightarrow (m_1, m_3) = (1,1) = y$$

$$\therefore F(x,y) = x+y$$

Verification:-


$$\begin{aligned}
 F(x,y) &= xy + xy' + x'y \\
 &= xy + x(y+y') \quad (\because y+y'=1) \\
 &= xy + x \\
 &= (x+x')(x+y) \quad (\because x+(yz) = \\
 &\quad (x+y) \cdot (x+z)) \\
 &= x+y
 \end{aligned}$$

distributive law

Ex:

$$F(x,y) = \Sigma (0,1,2)$$

(A)



$$\text{group - 1} \Rightarrow (1,1) = y^1$$


$$\text{group - 2} \Rightarrow (1,1) = x^1$$

$$F(x,y) = x^1 + y^1$$

Ex:

$$F(x,y) = \Sigma (0,1,2,3)$$

(A)



$F(x,y) = 1$. If there are also 1's then result will be 1.

3 variable K-map:-

$\sim x \sim y \sim z$

⇒ The 3-variable K-map is represented as an array of eight cells.

i.e., $m_0, m_1, m_2, m_3, m_4, m_5, m_6$.

Structure:

x	00	01	11	10
0	m_0	m_1	m_3	m_2
1	m_4	m_5	m_7	m_6

	x	y^2	00	01	11	10
0	0	1	3	2		
1	4	5	7	6		

Few possible groups:-

$$1) F = \Sigma(0,4) = \bar{y}\bar{z} \quad 5) F = \Sigma(0,4) = \bar{x}2$$

	x	y^2	00	01	11	10
0	1	0	0	0		
1	1	0	0	0		

	x	y^2	00	01	11	10
0	0	1	1	0		
1	0	0	0	0		

$$2) F = \Sigma(4,5) = x\bar{y}$$

	x	y^2	00	01	11	10
0	0	0	0	0		
1	1	1	0	0		

$$6) F = \Sigma(4,6) = x\bar{z}$$

	x	y^2	00	01	11	10
0	0	0	0	0		
1	0	0	0	1		

$$3) F = \Sigma(0,1,4,5) = \bar{y}$$

	x	y^2	00	01	11	10
0	1	1	0	0		
1	1	1	0	0		

When we fold then they two will become adjacent and form a group.

$$4) F = \Sigma(0,1,2,3) = \bar{x}$$

	x	y^2	00	01	11	10
0	1	1	1	1		
1	0	0	0	0		

$$\textcircled{7} \quad f = \Sigma(0,2) = \bar{x}\bar{z}$$

When it fold, they can be one group.

	00	01	11	10
0	1	0	0	1
1	0	0	0	0

$$\textcircled{8} \quad f = \Sigma(0,2,4,6) = \bar{x}\bar{y}$$

$$\textcircled{9} \quad f = \Sigma(3,2) = \bar{xy}$$

$$\begin{array}{c} \bar{x}\bar{y}^2 \\ \hline \begin{matrix} & 00 & 01 & 11 & 10 \\ \hline 0 & 1 & 0 & 0 & 1 \\ 1 & 1 & 0 & 0 & 1 \end{matrix} \end{array}$$

$$\begin{array}{c} \bar{x}\bar{y}^2 \\ \hline \begin{matrix} & 00 & 01 & 11 & 10 \\ \hline 0 & 0 & 0 & 1 & 1 \\ 1 & 0 & 0 & 0 & 0 \end{matrix} \end{array}$$

group

When fold that four will form one group.

Ex:
Simplify $F(x,y,z) = \Sigma(0,2,4,5,6)$

(A) Given,

$$F(x,y,z) = \Sigma(0,2,4,5,6)$$


$$\begin{array}{c} \bar{x}\bar{y}^2 \\ \hline \begin{matrix} & 00 & 01 & 11 & 10 \\ \hline 0 & 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 & 1 \end{matrix} \end{array}$$

group-1
group-2

group-1 $\rightarrow x'y' \quad F(x,y,z) = x'y' + z'$
 group-2 $\rightarrow \Sigma 1$ { Hint: Refer ② & ⑧ in possible groups list }

$$\text{Ex: } F(x_1y_1z) = \sum(2, 3, 4, 5)$$

$$(A) \text{ Given, } F(x_1y_1z) = \sum(2, 3, 4, 5)$$



$$\text{group-1} \Rightarrow x'y$$


$$\text{group-2} \Rightarrow xy'$$

$$\therefore F(x_1y_1z) = x'y + xy'$$

{ Hint: Refer
2. & 9 in
possible groups }

$$\text{Ex: } ② F(x_1y_1z) = \sum(3, 4, 6, 7)$$

$$(A) \quad F(x_1y_1z) = \sum(3, 4, 6, 7)$$



group-2 form one group when
we fold.

$$\text{group-1} \Rightarrow yz$$

$$\text{group-2} \Rightarrow xz'$$

$$\therefore F(x_1y_1z) = yz + xz'$$

{ Hint: Refer diagram 6
in possible groups }

* Given the Boolean function

$$F = A'C + A'B + AB'C + BC$$

⑥ Express it in sum of minterms

⑦ Find the minimal of SOP

(A) a)

$$F = A'C + A'B + AB'C + BC$$

$$= A'C(B+B') + A'B(C+C') + AB'C + BC(A+A')$$

$C: (B+B')=1$
 $(A+A')=1$
 $(C+C')=1$

$$= A'BC + A'B'C + A'BC + A'BC' + AB'C + ABC + A'BC$$

$$= A'BC + A'B'C + A'BC' + AB'C + ABC + AB'C$$

$$\Rightarrow A'BC = 011 = 3$$

$$A'B'C = 001 = 1$$


$$A'BC' = 010 = 2$$

$$AB'C = 101 = 5$$

$$ABC = 111 = 7$$

$$\Rightarrow \Sigma(1, 2, 3, 5, 7)$$

(b) $F(A, B, C) = \Sigma(1, 2, 3, 5, 7)$



group 1 \Rightarrow C

group 2 \Rightarrow A'B.

$$\therefore F(A, B, C) = C + A'B$$

group 1 \Rightarrow C

group 2 \Rightarrow A'B.

$$\therefore F(A, B, C) = C + A'B$$

4 variable k-map:-

\Rightarrow The 4-variable k-map is represented as an array of 16 cells.

\Rightarrow Binary values of A and B are along the left side, and the values of C and D are across the top.

\Rightarrow The binary value of the given cell is the binary values of A and B at left side in the same row combined with the binary values of C and D at the top in the same column.

Structure:-

AB \ CD	00	01	11	10
00	m_0	m_1	m_3	m_2
01	m_4	m_5	m_7	m_6
11	m_{12}	m_{13}	m_{14}	m_{15}
10	m_8	m_9	m_{11}	m_{10}

Ex Simplify the Boolean function,

$$F(A, B, C, D) = \Sigma(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$$

(A) Given,

$$F(A, B, C, D) = \Sigma(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$$

AB	CD	00	01	11	10
00	0	1	1	2	1
01	4	5	7	6	1
11	12	13	15	14	1
10	8	9	10	11	0

Group-1 - Group-2 - Group-3

00		
00	0	1
01	4	5
11	12	13
10	8	9

00		
00	0	1
01	4	6
11	12	14
10	1	1

00		
01	4	6
11	12	14
10	1	1

$$\Rightarrow A'D' \quad \Rightarrow BD'$$

$\Rightarrow C'$ is the last term

\therefore Simplified Expression is,

$$F = C' + A'D' + BD' \rightarrow \text{Sum of product terms (SOP)}$$

In the above example, the

max terms are

$$\prod \{3, 7, 10, 11, 15\}$$

AB	CD	00	01	11	10
00	0	1	3	2	1
01	4	5	7	6	0
11	12	13	15	14	0
10	8	9	11	10	0

Group-1 - Group-2 -

11 10

10	11	10
10	11	0

$\Rightarrow AB'C$

$\Rightarrow CD$

$$F' = CD + AB'C$$

Do complement on both sides.

$$(F')' = (CD + AB'C)'$$

$$F = (\overline{CD}) \cdot (\overline{AB'C}) \quad [\because (A+B)' = A'B']$$

$$\boxed{F = (\bar{C}+\bar{D}) \cdot (\bar{A}+B+\bar{C})} \quad \because (AB)' = A'+B'$$

(Product of sum minterms)

∴ For given question the required sop is $F = C + AB' + BD'$.

$$\text{Required pos is } F = (\bar{C}+\bar{D}) \cdot (\bar{A}+B+\bar{C})$$

* Simplify the following Boolean Expression.

$$F = A'B'C' + B'C'D' + A'BCD' + AB'C'$$

(A) Given,

$$F = A'B'C' + B'C'D' + A'BCD' + AB'C'$$


$$= A'B'C'(D+D') + B'C'D'(A+A') + A'BCD' + AB'C'(D+D')$$

$$= A'B'C'D' + A'B'C'D' + A'B'C'D' + A'B'C'D' + A'B'C'D' +$$

$$A'B'C'D' + A'B'C'D'$$

$$= m_1 + m_0 + m_{10} + m_2 + m_6 + m_7 + m_8$$

$$\therefore F = \Sigma(0, 1, 2, 6, 8, 9, 10)$$



Group-3 !. The Simplified Expression is

$$\begin{array}{|c|c|} \hline 10 & \\ \hline 00 & 2 \\ \hline 01 & 6 \\ \hline \end{array} \Rightarrow A'CD$$

$$F(A,B,C,D) = B'C + B'D + A'CD$$

(SOP)

5 variable K-map: This is

With the help of the 32-cell ($2^5=32$) K-map,
the boolean expression with 5 variables can be

simplified.

For constructing 5 variable K-map, we use two

4-variable K-maps,

The cell adjacencies within each of the 4-variable maps for the 5-variable map are similar to the 4-variable map.

A K-map for five variables (ABCDE) can be constructed using two four variable maps.

Each map contains 16 cells with all combinations of variables B, C, D and E.

\Rightarrow One map is for $A=0$, and the other is for $A=1$.

Structure:

		A = 0					
		BC	DE	00	01	11	10
00	01	0		1	3	2	1
		4	5	7	6		
11	10	12	13	15	14		
		8	9	11	10		

(0-15) cells

		A = 1					
		BC	DE	00	01	11	10
00	01	16		17		19	18
		20	21	23			22
11	10	28	29	31		30	
		24	25	27	26		

(16-31) cells

* Simplify the Boolean function

$$F(A, B, C, D, E) = \sum (0, 2, 4, 6, 9, 13, 21, 23, 25, 29, 31)$$

(A) Given, find the minimum minterms

$$F(A, B, C, D, E) = \sum (0, 2, 4, 6, 9, 13, 21, 23, 25, 29, 31)$$

K-map:

		A = 0					
		BC	DE	00	01	11	10
00	01	0		1			1
		4		5	7	6	
11	10	12	13	15	14		
		8	9	11	10		

		A = 1					
		BC	DE	00	01	11	10
00	01	16		17		19	18
		20	21	23		22	
11	10	28	29	31		30	
		24	25	27	26		

form quad

Group-1:

00	00	10
01	1	
10	4, 1	6, 1

$$\Rightarrow A'B'C'$$

Group-2

01	01	11
11	21, 1	23, 1
10	29, 11	31, 1

$$\Rightarrow A'CE$$

Boolean

\therefore the simplified expression is,

Group-3

01	01	11
11	13, 1	29, 1
10	9, 1	25, 1

$$\Rightarrow B'D'E$$

$$F(A, B, C, D, E) = A'B'C' + ACE + B'D'E$$

{ if we did normally, then group-3 can be written as two groups

$$A=1$$

①

01	
11	13, 1
10	9, 1

$$A=0$$

②

01	
11	29, 1
10	25, 1

$$\Rightarrow ABDE$$

$$\textcircled{1} + \textcircled{2} = ABD'E + ABD'E$$

$$= BD'E(A' + A)$$

$$= BD'E(1)$$

$= \underline{BD'E}$; \rightarrow same result we get
in group 3 when we did
directly

* Simplify $F(A, B, C, D, E) = \Sigma(0, 2, 4, 6, 9, 11, 13, 15, 17, 21, 25, 27, 29, 31)$.

(A) Given,

$$F(A, B, C, D, E) = \Sigma(0, 2, 4, 6, 9, 11, 13, 15, 17, 21, 25, 27, 29, 31)$$

K-map:

		A=0			
		00	01	11	10
BC		00	1	3	1
01	4	1	5	7	1
11	12	13	15	14	10
10	8	9	11	10	

		A=1				
		00	01	11	10	
BC		00	16	17	19	18
01	20	21	23	22		
11	28	29	31	30		
10	24	25	27	26		

Group-1:

		A=0	
		00	10
00	01	2	1
01	4	1	6

$$\Rightarrow A'B'e'$$

Group-2:

		A=0	
		01	11
11	13	15	
10	9	11	

$$\Rightarrow A'Be' + ABG \Rightarrow BE(A' + A)$$

		A=1	
		01	11
11	29	31	
10	25	27	

$$\Rightarrow BE$$

Group-3:

		A=1	
		00	11
00	17	1	
01	21		
11	29	1	
10	25	1	

$$\Rightarrow AD'e'$$

The Simplified Boolean Expression is,

$$F = A'B'e' + BE + AD'e'$$

Don't Care Condition

The "Don't care" condition says that we can use the blank cells of a k-map to make a group of the variables. We can simply say "unused inputs are don't care".

To make a group of cells, we can use the "don't care" cells as either 0 or 1, and if required, we can also ignore that cell.

We mainly use the "don't care" cell to make a large group of cells.

The cross (X) symbol is used to represent the "don't care" cell in k-map.

We can use d or minus (-) or phi (ϕ) also to represent don't care cell.

The "don't care" in Excess-3 code are 0000(0), 0001(1), 0010(2), 1101(13), 1110(14), and 1111(15) because they are invalid combinations. Apart from this, the 4-bit BCD to Excess-3 code, the "don't care" are 1010(10), 1011(11), 1100(12), 1101(13), 1110(14), 1111(15).

* Simplify the Boolean function $F(w_1, w_2, y_1, z)$
 $= \sum(1, 3, 7, 11, 15)$ which has the don't
care condition $d(w_1, w_2, y_1, z) = \sum(0, 2, 5)$

(A) Given,

$$F(w_1, w_2, y_1, z) = \sum(1, 3, 7, 11, 15)$$

$$d(w_1, w_2, y_1, z) = \sum(0, 2, 5)$$

K-map - w_1, w_2, y_1, z (to find minterms)

$w_1 \backslash y_1$	00	01	11	10	Group 1
00	0	X	1	1	11
01	4	X	1	1	3
11	12	13	5	14	7
10	8	9	1	10	11

here we can make group 2 in
2 ways.

①	00	01	11	10	01	11
00	X	1	1	X	1	1
01					5	X
11					7	1

$$\Rightarrow w_1'$$

$$(2) w_2'$$

$$\therefore F = y_2 + w_1'$$

$$F = y_2 + w_2'$$


$$F(A, B, C, D) = \Sigma(0, 1, 2, 5, 10, 15) + d(6, 7, 8, 13)$$

(A) Given $A \neq B$,

$$F(A, B, C, D) = \Sigma(0, 1, 2, 5, 10, 15)$$

$$d(A, B, C, D) = d(6, 7, 8, 13)$$

k-map



Group-3:

\therefore The simplified Boolean expression is

$$F = BD + B'D' + A'B'C'$$

$$\begin{array}{|c|c|} \hline 00 & 01 \\ \hline 00 & 1 \quad 1 \\ \hline \end{array}$$

$$\Rightarrow A'B'C'$$

Implementation

① Implementation using only NAND gates.


Ex:- Implement the Boolean Expression

$F = BD + B'D' + A'B'C'$ using only NAND gates.


(A) Given,

$$F = BD + B'D' + A'B'C'$$


Step-1: Draw general diagram



Step-2: Convert all AND gates to NAND gates & OR gates to invert-OR.gate



Step-3: Convert invert-OR gates to NAND gates.



② Implementation using only NOR gates (for POS)


Ex:- Implement the Boolean Expression,

$$F = (A+B+C') \cdot (A+C) \cdot (A+D) \text{ using NOR gates.}$$


(A) Given,

$$F = (A+B+C')(A+C)(A+D)$$


Step-1: Draw general diagram.



Step-2: Convert OR gates to NOR gates &
AND gates to invert AND gates.



Step-3:- Convert invert AND to NOR gates.



Code Converter(C.C):- It is a combinational

~*~

circuit which converts one form of binary code to another form of binary code.

Code Converters are:-

- ① Binary to BCD code converter(CC)
- ② Binary to Excess-3 CC
- ③ Binary to Gray CC
- ④ BCD to Gray CC
- ⑤ BCD to Excess-3 CC
- ⑥ BCD to seven-segment decoder
- ⑦ 8-4-2-1 to Excess-3 CC
- ⑧ 8-4-2-1 to BCD CC
- ⑨ 8-4-2-1 to Gray CC

Process

Step-1: Draw block diagram for the given code converter.


Step-2: Draw truth table for that block diagram

Step-3: Perform simplification using k-map.

Step-4: Draw circuit diagram using logic gates for that equation obtained from k-map.

① Binary to BCD CC:

Step-1: Draw block diagram



Here number of inputs are 4 - B_0, B_1, B_2, B_3 .

number of outputs are 5 - A, B, C, D, E

Step-2:- Draw truth table

Decimal digit	Inputs				Outputs				
	B ₃	B ₂	B ₁	B ₀	A	B	C	D	E
0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	1
2	0	0	1	0	0	0	0	1	0
3	0	0	1	1	0	0	0	1	1
4	0	1	0	0	0	0	1	0	0
5	0	1	0	1	0	0	1	0	1
6	0	1	1	0	0	0	1	1	0
7	0	1	1	1	0	0	1	1	1
8	1	0	0	0	0	1	0	0	0
9	1	0	0	1	0	1	0	0	1
10	1	0	1	0	1	0	0	0	0
11	1	0	1	1	1	0	0	0	1
12	1	1	0	0	1	0	0	1	0
13	1	1	0	1	1	0	0	1	1
14	1	1	1	0	1	0	1	0	0
15	1	1	1	1	1	0	1	0	1

Note:

We know that, for each digit in a given number we have to write BCD using 84-2-1.

So, in the given above table, for any given number

BCD using 84-2-1.

Eg:-

$$11 \Rightarrow \begin{array}{c} 1 \\ \downarrow \\ 0001 \end{array} \quad \begin{array}{c} 1 \\ \downarrow \\ 0001 \end{array}$$

{ 2-4-8 add logic

$$00010001 \Rightarrow 1000 = 12$$

12 \Rightarrow

$$\begin{array}{c} 1 \\ \downarrow \\ 0001 \end{array} \quad \begin{array}{c} 2 \\ \downarrow \\ 0010 \end{array}$$

$$00010010 \Rightarrow 10010 = 12$$

By doing like this, we write outputs in the above table.

Step-3:- Simplification using k-map.

$$A = \Sigma(10, 11, 12, 13, 14, 15)$$

$$B = \Sigma(8, 9)$$

here


$$E = B_0$$

$$C = \Sigma(4, 5, 6, 7, 14, 15)$$

$$D = \Sigma(2, 3, 6, 7, 12, 13)$$


$$E = \Sigma(1, 3, 5, 7, 9, 11, 13, 15)$$

* K-map for $A = \Sigma(10, 11, 12, 13, 14, 15)$




$$\Rightarrow A = B_3 B_1 + B_3 B_1'$$

* K-map for $B = \Sigma(8, 9)$




$$\therefore B = B_3 B_2 B_1'$$

* K-map for $C = \Sigma(4, 5, 6, 7, 14, 15)$




$$\therefore C = B_2 B_1 + B_3 B_2'$$

* K-map for $D = \Sigma (2, 3, 6, 7, 12, 13)$



$$D = B_3'B_1 + B_3B_2B_1'$$

* K-map for $E = \Sigma (1, 3, 5, 7, 9, 11, 13, 15)$



$E = B_0$ (We directly predict it already.
It is ~~just for verification~~.
verified and confirmed here).

Step-4: Circuit diagram using logic gates.

Obtained Expressions are:


$$A = B_3 B_1 + B_3 B_2$$

$$B = B_3 B_2 \sqcup B_1$$

$$C = B_2 B_7 + B_3 B_2$$

$$D = B_3^{-1}B_1 + B_3^{-1}B_2B_1$$


$$\epsilon = \beta_0$$




* BCD to seven-segment decoder:-

~~~~~ \* ~~~~ \* ~~~~ \* ~~~~

Step-1: Draw block diagram.



here number of inputs are 4-ABCD  
number of outputs are 7-a,b,c,d,e,f,g



From the above structure:-

Q:-  $\frac{a}{f \mid g \mid b}$  with only  $\frac{g}{b}$  is absent, remaining are active.  
 $\frac{c \mid d}{e \mid }$

1:-  $\frac{b}{\mid b}$   $\Rightarrow$  b, c are present/active.  
 $\frac{\mid c}{\mid }$

2:-  $\frac{a}{g \mid b}$   $\Rightarrow$  a, b, d, e, g are present/active  
 $\frac{c \mid }{d}$

3:-

$$\begin{array}{c} q \\ \hline g \\ \hline l \\ \hline c \\ \hline d \end{array}$$

a, b, g, c, d are active

4:-

$$\begin{array}{c} f \\ \hline g \\ \hline l \\ \hline c \\ \hline b \end{array}$$

b, c, g, f are active

5:-

$$\begin{array}{c} f \\ \hline g \\ \hline l \\ \hline c \\ \hline d \\ \hline q \end{array}$$

a, c, d, f, g are active

6:-

$$\begin{array}{c} f \\ \hline g \\ \hline l \\ \hline c \\ \hline q \end{array}$$

only b is absent, remaining  
are active

7:-

$$\begin{array}{c} a \\ \hline l \\ \hline b \\ \hline c \end{array}$$

a, b, c are active

8:-

$$\begin{array}{c} f \\ \hline g \\ \hline l \\ \hline c \\ \hline d \\ \hline q \end{array}$$

All are active

9:-

$$\begin{array}{c} f \\ \hline g \\ \hline l \\ \hline c \\ \hline q \end{array}$$

only e is absent, remaining  
are active

Step-2: Construct Truth Table :-

| Decimal digit | Inputs |   |   |   | Outputs |   |   |   |   |   |   |
|---------------|--------|---|---|---|---------|---|---|---|---|---|---|
|               | A      | B | C | D | a       | b | c | d | e | f | g |
| 0             | 0      | 0 | 0 | 0 | 1       | 1 | 1 | 1 | 1 | 1 | 0 |
| 1             | 0      | 0 | 0 | 1 | 0       | 1 | 1 | 0 | 0 | 0 | 0 |
| 2             | 0      | 0 | 1 | 0 | 1       | 1 | 1 | 0 | 1 | 0 | 1 |
| 3             | 0      | 0 | 1 | 1 | 1       | 1 | 1 | 1 | 0 | 0 | 1 |
| 4             | 0      | 1 | 0 | 0 | 0       | 1 | 1 | 0 | 0 | 0 | 1 |
| 5             | 0      | 1 | 0 | 1 | 1       | 0 | 1 | 0 | 1 | 0 | 1 |
| 6             | 0      | 1 | 1 | 0 | 1       | 0 | 1 | 1 | 1 | 1 | 1 |
| 7             | 0      | 1 | 1 | 1 | 1       | 1 | 0 | 0 | 0 | 0 | 0 |
| 8             | 1      | 0 | 0 | 0 | 1       | 1 | 1 | 1 | 1 | 1 | 1 |
| 9             | 1      | 0 | 0 | 1 | 1       | 1 | 1 | 1 | 0 | 1 | 1 |

$$Q = \Sigma(0, 2, 3, 5, 6, 7, 8, 9)$$

$$B = \Sigma(0, 1, 2, 3, 4, 7, 8, 9)$$

$$C = \Sigma(0, 1, 3, 4, 5, 6, 7, 8, 9)$$

~~$$D = \Sigma(0, 2, 3, 5, 6, 8, 9)$$~~


$$E = \Sigma(0, 2, 6, 8)$$

$$F = \Sigma(0, 4, 5, 6, 8, 9)$$

$$G = \Sigma(2, 3, 4, 5, 6, 8, 9)$$

Step-3: Simplification using k-map

\* K-map for  $a = \sum(0, 2, 3, 5, 6, 7, 8, 9) + d(10, 11, 12, 13, 14, 15)$



Group-2

|    | 11 | 10 |
|----|----|----|
| 00 | 3  | 1  |
| 01 | 7  | 6  |
| 11 | X  | 14 |
| 10 | X  | 10 |

Group-3

|    | 01 | 11 |
|----|----|----|
| 01 | 5  | 7  |
| 11 | 13 | X  |
| 10 |    |    |

Group-4

|    | 00 | 10 |
|----|----|----|
| 00 | 0  | 2  |
| 10 | 8  | 1  |
| 11 |    | X  |

$\Rightarrow BD$

$\Rightarrow B'D'$

$\Rightarrow C$

$$\Rightarrow a = A + C + BD + B'D'$$

{ Note: We have to use 'don't care' here. And don't care for bcd are 10, 11, 12, 13, 14, 15 }

\* K-map for ~~b=8+10~~ b =  $\sum(0, 1, 2, 3, 4, 7, 8, 9) + d(10, 11, 12, 13, 14, 15)$

| $AB$ | $CD$  | 00    | 01    | 11 | 10 |
|------|-------|-------|-------|----|----|
| 00   | 00    | 1     | 1     | 1  | 1  |
| 01   | 4, 1  | 5     | 7     | 1  | 6  |
| 11   | 12, X | 13, X | 15, X | X  | X  |
| 10   | 8, 1  | 9, 1  | X     | X  | X  |

Group-1

| 00 | 01       | 11 | 10 |
|----|----------|----|----|
| 01 | 1        | 3  | 2  |
| 10 | 8, 9, 11 | X  | X  |

$\Rightarrow B'$

Group-2:

| 11    |
|-------|
| 3, 1  |
| 7, 1  |
| 15, X |
| 11, X |

$\Rightarrow CD$

Group-3:

| 00    |
|-------|
| 0, 1  |
| 4, 1  |
| 12, X |

$\Rightarrow C'D'$

$$- \therefore b = B' + CD + C'D'$$

\* K map for  $C = S(0, 1, 3, 4, 5, 6, 7, 8, 9) + d(10, 11, 12, 13, 14, 15)$

| $AB$ | $CD$  | 00    | 01    | 11    | 10 |
|------|-------|-------|-------|-------|----|
| 00   | 00    | 1     | 1     | 3     | 2  |
| 01   | 4, 1  | 5, 1  | 7, 1  | 9     |    |
| 11   | 12, X | 13, X | 15, X | X     | X  |
| 10   | 8, 1  | 9, 1  | 14, X | 10, X | X  |

Group-1:

| 01     | 11 |
|--------|----|
| 1      | 3  |
| 5      | 7  |
| 13, 15 | X  |

$\Rightarrow D$

Group-2:

| 00    | 01    |
|-------|-------|
| 0, 1  | 1     |
| 4, 1  | 5, 1  |
| 12, X | 13, X |

$\Rightarrow C'$


Group-3:

| 00    | 01    | 11    | 10    |
|-------|-------|-------|-------|
| 4, 1  | 5, 1  | 7, 1  | 6, 1  |
| 12, X | 13, X | 15, X | 14, X |

$\Rightarrow B$

$$\therefore C = D + C' + B$$

\* K-map for  $d = \sum(0, 2, 3, 5, 6, 8, 9) + d(10, 11, 12, 13, 14, 15)$



Group-2:

|    |    |
|----|----|
| 11 | 10 |
| 3  | 1  |
| X  | 10 |

$\Rightarrow B'C$

Group-3:

|    |    |    |
|----|----|----|
| 00 | 01 | 10 |
| 8  | 1  | 10 |

$\Rightarrow B'D'$

Group-4:

|   |   |
|---|---|
| 0 | 1 |
| 5 | 1 |

$\Rightarrow BC'D$


Group-5:

|    |
|----|
| 10 |
| 2  |
| 6  |
| X  |
| 15 |

$$d = A + B'C + BD + BC'D + C'D$$

$\Rightarrow CD'$

\* K-map for  $c = \sum(0, 2, 6, 8) + d(10, 11, 12, 13, 14, 15)$



Group-2:



|    |
|----|
| 10 |
| 2  |
| 1  |

$\Rightarrow CD'$

$\Rightarrow CD'$



$$\therefore e = B'D' + CD'$$

\* K-map for  $f = \Sigma(0, 4, 5, 6, 8, 9) + d(10, 11, 12, 13, 14, 15)$



$$\therefore f = A + C'D' + BC' + BD'$$

\* K-map for  $g = \Sigma(2, 3, 4, 5, 6, 8, 9) + d(10, 11, 12, 13, 14, 15)$



$$\therefore g = BC^1 + B^1C + A + BD^1$$

Step-4:- Circuit diagram using logic gates

Obtained Expressions are:


$$a = A + C + BD + B'D, \quad b = B' + CB' + CD$$

$$C = B + C^T D, \quad D = A + B^T B + B^T C + C^T D + B^T C^T D^T$$

$$e = B'D' + CD', f = A + BC' + BD' + CD';$$

$$g = \beta + \beta c^1 + \beta c^2 + \beta c^3$$

$$O - B + BC + BC + BD$$



$$\therefore g = BC' + B'C + A + BD'$$

Step-4:- Circuit diagram using logic gates.


Obtained expressions are:-

$$a = A + C + BD + BD', b = B + C'D + CD$$

$$c = B + C + D, d = A + B'D + B'C + CD' + B'C'D$$


$$e = B'D' + CD, f = A + BC' + B'D' + C'D'$$

$$g = A + BC' + B'C + BD'$$



8,4,2,-1 to BCD code

step-1: Block diagram:-




step-2: Truth table

| Decimal digit | 8 4 -2 -1 |   |   |   | 8 4 2 1 |   |   |   |
|---------------|-----------|---|---|---|---------|---|---|---|
|               | A         | B | C | D | w       | x | y | z |
| 0             | 0         | 0 | 0 | 0 | 0       | 0 | 0 | 0 |
| 1             | 0         | 1 | 1 | 1 | 0       | 0 | 0 | 1 |
| 2             | 0         | 1 | 1 | 0 | 0       | 0 | 1 | 0 |
| 3             | 0         | 1 | 0 | 1 | 0       | 0 | 1 | 1 |
| 4             | 0         | 1 | 0 | 0 | 0       | 1 | 0 | 0 |
| 5             | 1         | 0 | 1 | 1 | 0       | 1 | 0 | 1 |
| 6             | 1         | 0 | 1 | 0 | 0       | 1 | 1 | 0 |
| 7             | 1         | 0 | 0 | 1 | 0       | 1 | 0 | 1 |
| 8             | 1         | 0 | 0 | 0 | 1       | 0 | 0 | 0 |
| 9             | 1         | 1 | 1 | 1 | 1       | 0 | 0 | 1 |

Step-3?


K-map for simplification.

\* K-map for  $w = \Sigma(8, 15) + d(1, 2, 3, 12, 13, 14)$




$$\therefore w = AB + ACD'$$

\* K-map for  $\alpha = \Sigma(4, 9, 10, 11) + d(1, 2, 3, 12, 13, 14)$



$$\therefore \alpha = B'C'D' + B'D + B'C$$

\* K-map for  $y = \Sigma(5, 6, 9, 10)$



$$y = c'D + CD' = C \oplus D$$

\* K-map for  $Z = \Sigma(5, 7, 9, 11, 15) + D(1, 2, 3, 12, 13, 14)$

|  |  | CD | 00 | 01 | 11 | 10  |
|--|--|----|----|----|----|-----|
|  |  | PB | 0  | X  | 3X | 2X  |
|  |  | 00 | 0  | 5  | 7  | 6   |
|  |  | 01 | 40 | 1  | 1  | 0   |
|  |  | 11 | 12 | 3  | 15 | 14X |
|  |  | 10 | X  | X  | X  | X   |
|  |  | 00 | 80 | 9  | 1  | 10  |
|  |  | 01 | 1  | 1  | 1  | 0   |

Group

|  |  | 01 | 11 |     |
|--|--|----|----|-----|
|  |  | 00 | 1X | 3X  |
|  |  | 01 | 51 | 71  |
|  |  | 11 | 3X | 151 |
|  |  | 10 | 91 | 111 |

$\Rightarrow D$

$$\therefore Z = D$$

## \* ADDERS/SUBTRACTORS:-

ADDERS: An adder is a digital circuit that performs addition of numbers.

(37)

An adder is a device that will add together two bits and give the results as the output.

There are two kinds of adders:


- ① Half adder
- ② Full adder.

① Half adder (H.A); A half adder is a

combinational logic circuit which is designed by connecting one EX-OR gate and one AND gate. The half adder circuit has two inputs: A and B, which add two input digits and generates a carry( $C$ ) and a sum( $S$ ). Thus, this is

called Half Adder circuit.

Step-1: Block diagram



Step-2 : Truth table



|   | Inputs |     | Outputs |     |
|---|--------|-----|---------|-----|
|   | $x$    | $y$ | $s$     | $c$ |
| 0 | 0      | 0   | 0       | 0   |
| 1 | 0      | 1   | 1       | 0   |
| 2 | 1      | 0   | 1       | 0   |
| 3 | 1      | 1   | 0       | 1   |

$$\text{Here, } s = \Sigma(1, 2)$$

$$c = \Sigma(3)$$

Step-3 : Simplification using k-map:


\* K-map for  $s = \Sigma(1, 2)$       \* K-map for  $c = \Sigma(3)$



$$s = x'y + xy'$$

$$c = x \cdot y$$

Step-4 : Circuit diagram using logic gates




Full adder & Full adder is the adder which adds three inputs and produces two outputs.

⇒ The first two inputs are A and B and the third input is an input carry. The third input is designated as C-IN. The output carry is designated as C-OUT and the normal output is designated as S which is SUM.

⇒ Here three inputs are nothing but two bits significant & one is previous carry.

### Step-1: Block diagram



### Step-2: Truth Table

| Decimal digit | Inputs |   |   | Outputs |   |
|---------------|--------|---|---|---------|---|
|               | a      | y | z | s       | c |
| 0             | 0      | 0 | 0 | 0       | 0 |
| 1             | 0      | 0 | 1 | 1       | 0 |
| 2             | 0      | 1 | 0 | 1       | 0 |
| 3             | 0      | 1 | 1 | 0       | 1 |
| 4             | 1      | 0 | 0 | 1       | 0 |
| 5             | 1      | 0 | 1 | 0       | 1 |
| 6             | 1      | 1 | 0 | 0       | 1 |
| 7             | 1      | 1 | 1 | 1       | 1 |

here we get,

$$S = \Sigma(1, 2, 4, 7)$$

$$C = \Sigma(3, 5, 6, 7)$$

Step-3: Simplification using k-map.

\* K-map for  $S = \Sigma(1, 2, 4, 7)$

|   | 00 | 01 | 11 | 10 |
|---|----|----|----|----|
| 0 | 0  | 1  | 1  | 1  |
| 1 | 4  | 5  | 7  | 6  |

$$S = \bar{x}y'z + \bar{x}yz' + xy'z' + xyz$$

\* K-map for  $C = \Sigma(3, 5, 6, 7)$

|   | 00 | 01 | 11 | 10 |
|---|----|----|----|----|
| 0 | 0  | 1  | 1  | 1  |
| 1 | 4  | 5  | 1  | 6  |

Group-1      Group-2

|                      |   |   |
|----------------------|---|---|
| Group-1      Group-2 |   |   |
| 11                   |   |   |
| 0                    | 3 | 1 |
| 1                    | 7 | 1 |

|         |   |   |
|---------|---|---|
| Group-2 |   |   |
| 11      |   |   |
| 1       | 7 | 1 |
| 1       | 6 | 1 |

$\Rightarrow \bar{y}z$

Group-3


01 11

|   |   |   |   |
|---|---|---|---|
| 5 | 1 | 7 | 1 |
|---|---|---|---|

$$C = yz + \bar{y}z + \bar{z}z$$

$\Rightarrow z$

## Step-4: Circuit diagram using logic gates.



\* Differences between Half adder and Full adder

| S.N.O | Half adder                                                                                                              | Full adder                                                                                                                                                                          |
|-------|-------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ①     | Half Adder is combinational logic circuit which adds two 1-bit digits. The half adder produces a sum of the two inputs. | Full adder is combinational logical circuit that performs an addition operation on three one-bit binary numbers. The full adder produces a sum of the three inputs and carry value. |
| 2.    | Previous carry is not used                                                                                              | Previous carry is used.                                                                                                                                                             |
| 3     | In half adder there are two input bits (A, B)                                                                           | In full adder there are three input bits (A, B, C-in).                                                                                                                              |

| b' NO | Half Adder                                                                | Full Adder                                                                                                              |
|-------|---------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------|
| 4     | Logical Expression for half adder is<br>$S = a \oplus b,$<br>$C = a * b.$ | Logical Expression for full adder is;<br>$S = a \oplus b \oplus c_{in},$<br>$Cout = (a * b) + (C_{in} * (a \oplus b)).$ |
| 5.    | It consists of one EX-OR gate and one AND gate                            | It consists of two EX-OR, two AND gate and one OR gate.                                                                 |
| 6     | It is used in calculators, computers, digital measuring devices etc.      | It is used in Multiplied bit addition, digit, processors etc                                                            |

Subtractor: A combinational circuit that performs the subtraction of bits is called a subtractor.

→ Subtractor circuits take two binary numbers as input and subtract one binary number input from the other binary number input. Similar to adder, it gives out two outputs, difference and borrow (carry-in the case of Adder). There are two types of Subtractors. They are -


- ① Half subtractor
- ② Full subtractor

① Half subtractor: The half subtractor is a combinational circuit which is used to perform subtraction of two bits.

→ It has two inputs, A (minuend) and B (subtrahend) and two outputs (Difference and Borrow)

→ In simple words, half subtractor is a combinational circuit (c.c.) which subtracts the given two bits and produces difference.

Step-1: Block diagram:



Step-2: Truth Table:

| decimal digit | Inputs |     | Outputs |     |
|---------------|--------|-----|---------|-----|
|               | $x$    | $y$ | $D$     | $B$ |
| 0             | 0      | 0   | 0       | 0   |
| 1             | 0      | 1   | 1       | 1   |
| 2             | 1      | 0   | 1       | 0   |
| 3             | 1      | 1   | 0       | 0   |


here,

$$D = \Sigma(1, 2)$$


$$B = \Sigma(1)$$

Step-3: Simplification using k-map:


\* K map for  $D = \Sigma(1, 2)$ ,



\* K map for  $B = \Sigma(1)$




## Step-4: Circuit diagram using logic gates



Full Subtractor: A full subtractor is a ~~combinational~~ circuit that performs subtraction of two bits, one is minuend and other is subtrahend, taking into account borrow of the previous adjacent lower minuend bit.

→ This circuit has three inputs and two outputs.

## Step-1: Block diagram



Step-2: Truth table.

| Decimal digit | Inputs. |   |   | Outputs |   |
|---------------|---------|---|---|---------|---|
|               | a       | y | z | D       | B |
| 0             | 0       | 0 | 0 | 0       | 0 |
| 1             | 0       | 0 | 1 | 1       | 1 |
| 2             | 0       | 1 | 0 | 1       | 1 |
| 3             | 0       | 1 | 1 | 0       | 1 |
| 4             | 1       | 0 | 0 | 1       | 0 |
| 5             | 1       | 0 | 1 | 0       | 0 |
| 6             | 1       | 1 | 0 | 0       | 0 |
| 7             | 1       | 1 | 1 | 1       | 1 |

$$\text{Here, } D = \Sigma(1, 2, 4, 7)$$

$$B = \Sigma(1, 2, 3, 7)$$


Step-3: Simplification using k-map.

\* K map for  $D = \Sigma(1, 2, 4, 7)$


|   |   | 00 | 01 | 11 | 10 |
|---|---|----|----|----|----|
|   |   | 0  | 1  | 3  | 2  |
| 0 | 0 | 1  | 1  | 1  | 1  |
| 1 | 4 | 1  | 5  | 7  | 6  |

$$D = \bar{a}y^1z^1 + a\bar{y}^1z + \bar{a}y^2 + \bar{a}\bar{y}^1z^2$$

\* k-map for  $B = \Sigma(1, 2, 3, 7)$




$\Rightarrow y_2$   
Step-4 : Circuit diagram using logic gates



\* Multi-bit adder which perform addition more than two bits.

Ex: 4-bit Binary Adder (Parallel):-



For  $A \rightarrow A_3 A_2 A_1 A_0$ , here  $Cin \rightarrow$  previous carry  
 $B \rightarrow B_3 B_2 B_1 B_0$   $C_o \rightarrow$  carry out  
 Here when we perform addition, first  $A_0$  and  $B_0$  are added, for this  $Cin$  is 0 initially.

After adding it will give  $C_o$  and  $Cin$ .

Later we have to add  $A_1 B_1$  and  $Cin$  that we get from the addition of  $A_0 B_0$ .

Like this we perform.

\* Here if we try to perform 4-bit

Binary subtraction, we have to add invertor

to B.

For subtraction,

$$A - B \Rightarrow A + (-B) \xrightarrow{\text{4-bit parallel subtraction}}$$

for finding  $-B$  do 2's complement of  $B$ .

Then we can find  $A - B$ .

## \* BCD Address

- BCD addition procedure as follows:-
- ① Add two BCD numbers using ordinary binary addition.
  - ② If 4-bit sum is equal to 8 or less than 9, no correction is needed. The sum is in proper BCD form.
  - ③ If the 4-bit sum is greater than 9, if a carry is generated from 4-bit sum, the sum is invalid.
  - ④ To correct the invalid sum, add  $(0110)_2$  to the four-bit sum. If a carry results from this addition, add it to the next higher-order BCD digit.

Ex:-

$$\begin{array}{r} 2 \ 3 \\ + 4 \ 4 \\ \hline 6 \ 7 \end{array}$$

2 3 → 0010      0011  
4 4 → 0100      0100  
            0110      0111  
            6          7  
            6          7  
            67

Sum = 67

Ex:-

Ex)  $\begin{array}{r} 36 \\ - 45 \\ \hline 81 \end{array}$  → 0011 0110

$\begin{array}{r} 0100 0101 \\ \hline 1011 \end{array}$  → invalid sum. So add 0110

$\begin{array}{r} 1000 0001 \\ \hline 8 \quad | \\ 81 \end{array}$

Ex)  $\begin{array}{r} 24 \\ - 86 \\ \hline 110 \end{array}$  → 0010 0100

$\begin{array}{r} 1000 0110 \\ \hline 1010 1010 \\ \hline 0110 0110 \\ \hline 1001 0000 \\ \hline 1 \quad 1 \quad 0 \end{array}$  → 110 (here we divide them into 4 bits)

1010 = 10 invalid sum. so add 0110 on both sides

→ To implement BCD adder we require -

- ① 4-bit binary adder for initial addition
- ② Logic circuit to detect sum greater than 9
- ③ One more 4-bit adder to add  $(1000)_2$  in the sum if sum is greater than 9 & carry is 1.

→ The logic circuit to detect sum greater than 9 can be determined by simplifying the Boolean Expression of given truth table.

$$Y = S_3 S_2 + S_3 S_1$$


$\Rightarrow Y=1$  indicates sum is greater than 9  
 we can put one more term  $C_{out}$  in  
 above expression to check whether carry is  
 one. If any one condition is satisfied  
 we add  $6(0110)_2$  in the sum.

\* Truth table:

| Decimal digit | $S_3$ | $S_2$ | $S_1$ | $S_0$ | Outputs |
|---------------|-------|-------|-------|-------|---------|
| 0             | 0     | 0     | 0     | 0     | 0       |
| 1             | 0     | 0     | 0     | 1     | 0       |
| 2             | 0     | 0     | 1     | 0     | 0       |
| 3             | 0     | 0     | 1     | 1     | 0       |
| 4             | 0     | 1     | 0     | 0     | 0       |
| 5             | 0     | 1     | 0     | 1     | 0       |
| 6             | 0     | 1     | 1     | 0     | 0       |
| 7             | 0     | 1     | 1     | 1     | 0       |
| 8             | 1     | 0     | 0     | 0     | 0       |
| 9             | 1     | 0     | 0     | 1     | 0       |
| 10            | 1     | 0     | 1     | 0     | 1       |
| 11            | 1     | 0     | 1     | 1     | 1       |
| 12            | 1     | 1     | 0     | 0     | 1       |
| 13            | 1     | 1     | 0     | 1     | 1       |
| 14            | 1     | 1     | 1     | 0     | 1       |
| 15            | 1     | 1     | 1     | 1     | 1       |

here,  $Y = \Sigma (10, 11, 12, 13, 14, 15)$


## \* K-map Simplification:



$$Y = S_3 S_2 + S_3 S_1$$

\* Circuit diagram using gates.

Combinational  
Circuit



\* Implementation of BCD Adder.


\* Binary Multipliers: It is a combination

~~~~~ Circuit (C.C) in which  
the multiplicand is multiplied by each bit
of a multiplier starting from LSB.

→ Let us generalize the multiplication process

for a 2×2 multiplier for two unsigned
2-bit numbers.

Multiplicand: $A = A_1 A_0$ & Multiplier $B = B_1 B_0$



Note: If there
are $n \times n$ bits
it will give
 2^n partial products (PP)

Ex: 2bit \times
2bit

$$\Rightarrow 2^n = 2 \times 2 = 4 \text{ PP}$$

here


$$P_0 = A_0 B_0$$

$$P_1 = A_1 B_0 + A_0 B_1$$


$$P_2 = A_1 B_1 + \text{carry out of } P_1$$

$$P_3 = \text{carry out of } P_2$$


* Multiplication process:-



Magnitude Comparator:- It is a ^{Po} combinational circuit designed primarily to compare the relative magnitudes of two binary numbers.



* Design of 2 bit Magnitude Comparator.



Step-2) Truth table

| Decimal digit | Inputs
A, A_0, B, B_0 | Outputs
$A > B$ $A = B$ $A < B$ |
|---------------|----------------------------|------------------------------------|
| 0 | 0 0 0 0 | 0 1 0 |
| 1 | 0 0 0 1 | 0 0 1 |
| 2 | 0 0 1 0 | 0 0 1 |
| 3 | 0 0 1 1 | 0 0 1 |
| 4 | 0 1 0 0 | 1 0 0 |
| 5 | 0 1 0 1 | 0 1 0 |
| 6 | 0 1 1 0 | 0 0 1 |
| 7 | 0 1 1 1 | 0 0 1 |
| 8 | 1 0 0 0 | 1 0 0 |
| 9 | 1 0 0 1 | 1 0 0 |
| 10 | 1 0 1 0 | 0 1 0 |
| 11 | 1 0 1 1 | 0 0 1 |
| 12 | 1 1 0 0 | 1 0 0 |
| 13 | 1 1 0 1 | 1 0 0 |
| 14 | 1 1 1 0 | 1 0 0 |
| 15 | 1 1 1 1 | 0 1 0 |

here

$$A > B = \Sigma(4, 8, 9, 12, 13, 14)$$


$$(A = B = \Sigma(0, 5, 10, 15))$$

$$A < B = \Sigma(1, 2, 3, 6, 7, 11)$$

Step-3 : Simplification using k-map.

* K-map for $A \geq B$:-

$$A \geq B = \sum(4, 8, 9, 12, 13, 14)$$



Group-3

| | |
|----|----|
| 00 | 10 |
| 11 | 14 |

∴ Simplified The boolean
Expression is


$$\Rightarrow A_1 A_0 B_0$$

$$A \geq B = A_0 B_1 B_0 + A_1 B_1 +$$

$$A_1 A_0 B_0$$

* K-map for $A = B$:-

$$A = B \Rightarrow \sum(0, 5, 10, 15)$$



$$A = B \Rightarrow A_1 \bar{A}_0 \bar{B}_1 \bar{B}_0 + \bar{A}_1 A_0 \bar{B}_1 B_0 + A_1 A_0 B_1 B_0 +$$


$$A_1 \bar{A}_0 B_1 \bar{B}_0$$

$$= [(A_0 \oplus A_1) \cdot (A_1 \oplus B_1)]$$

$$[\because (x \oplus y)' = x \cdot y + \bar{x} \cdot \bar{y}]$$


* K-map for $A \wedge B$

$$A \wedge B = \sum (1, 2, 3, 6, 7, 11)$$




The Boolean Expression of

$$A \wedge B = \bar{A}_1 B_1 + \bar{A}_0 B_1 B_0 + \bar{A}_1 \bar{A}_0 B_0$$



$$\Rightarrow \bar{A}_1 \bar{A}_0 B_0$$


Step-4 :- Logic Diagram



'* Parity Generators / checkers :-

- \Rightarrow Parity bit is used to detect errors during transmission of message.
- \Rightarrow A parity bit is an extra bit included with a binary message to make

the number of
one's either
odd (or) even



- ⇒ The message including the parity bit is transmitted & checked at the receiving end for errors.
- ⇒ The circuit that generates the parity bit in the transmitter is called parity generator.
- ⇒ The circuit (ckt) that checks the parity bit in the receiver is called parity checker.

Ex- 3-bit message to be transmitted

With an even parity:
together with an even-parity generator

| Decimal digit | 3-bit message (Input) | Parity bit (Output) |
|---------------|-----------------------|---------------------|
| 0 | 0 0 0 | 0 |
| 1 | 0 0 1 | 1 |
| 2 | 0 1 0 | 1 |
| 3 | 0 1 1 | 0 |
| 4 | 1 0 0 | 1 |
| 5 | 1 0 1 | 0 |
| 6 | 1 1 0 | 0 |
| 7 | 1 1 1 | 1 |

Here it is the odd function.

- If there are odd numbers of ones in input then output is '1'.
- If even number of ones in input then output is '0'.
- If we simplify using k-map for P, then we get

$$P = x \oplus y \oplus z$$

→ Circuit diagram



*Even parity checker:

| Decimal digit | Four bits Received.
x y z p
(input) | Parity check
(Output) |
|---------------|---|--------------------------|
| 0 | 0 0 0 0 | 0 |
| 1 | 0 0 1 1 | |
| 2 | 0 1 0 1 | |
| 3 | 0 1 1 0 | |
| 4 | 1 0 0 1 | |
| 5 | 1 0 1 0 | |
| 6 | 1 1 0 0 | |
| 7 | 1 1 1 1 | |

Even parity checker:-


| Four bits received | Parity Error check |
|-----------------------------|--------------------|
| $x \quad y \quad z \quad p$ | c |
| 0 0 0 0 | 0 |
| 0 0 0 1 | 1 |
| 0 0 1 0 | 1 |
| 0 0 1 1 | 0 |
| 1 1 0 0 | 0 |
| 1 1 0 1 | 1 |
| 1 1 1 0 | 1 |
| 1 1 1 1 | 0 |

if even parity, $c=1 \rightarrow$ Received data is error

$c=0 \rightarrow$ Received data is correct.

$$C = x \oplus y \oplus z \oplus p$$

Circuit diagram using gates:-




Decodes?

→ Binary Decoder: A decoder is a combinational circuit that converts binary information from n 's input lines to a maximum of 2^n unique output lines.


(?)

A decoder is a multiple input, multiple output logic circuit which converts code input to coded outputs, where input & output codes are different. The input code generally has less fewer bits than the output code.



Eg:- 2 to 4 Binary decoder:-

step-1:- Block diagram:-



Step-2: Truth table

| A | B | Q_0 | Q_1 | Q_2 | Q_3 |
|---|---|-------|-------|-------|-------|
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |

here 1 means active

0 means inactive

Step-3:

If we simplify truth table using k-map
then, we get boolean Expressions as follows,

$$Q_0 = \bar{A}\bar{B}, Q_1 = \bar{A}B, Q_2 = A\bar{B}$$


$$Q_3 = AB$$

⇒ Decoder will generates Minterms,

⇒ Using AND gates & NAND we can design decoder circuit

Gravit

Step-4: Circuit diagram.



→ 3 to 8 decoders having '3' inputs and 1 enable inputs and 8 outputs


→ For 3 to 8, IC number is

74LS138 / 74X138.

* Implement 4x16 decoder using 3 to 8 decoders.

→ 4x16 decoders can be implemented using '2' 3x8 decoders.

* Block diagram of 3 to 8 decoder:-
 => We require two 2 to 4 decoders for implementing one 3 to 8 decoder.




=> The parallel inputs A_1 & A_0 are applied to each 2 to 4 decoder. The complement of input A_2 is connected to Enable, E of lower 2 to 4 decoder in order to get the outputs, y_3 to y_0 .

* These are the lower four min terms.

=> The input, A_2 is directly connected to Enable, E of upper 2 to 4 decoder in order to get the outputs, y_7 to y_4 . These are the higher four min terms.

* Block diagram of 4 to 16 decoder:-

⇒ We require two 3 to 8 decoders for implementing one 4 to 16 decoder.



⇒ The parallel inputs a, y, z are applied to each 3 to 8 decoder.

⇒ The complement of input w is connected to enable, E of ^{upper} 3 to 8 decoder in order to get the outputs, ~~not~~ D_0 to D_7 . These are lower eight min terms.

⇒ The input, ~~w~~ ^{lower} is directly connected to enable, E of ^{upper} 3 to 8 decoder in order to get the outputs D_8 to D_{15} . These are the higher eight min terms.


Ex:- if the values be like

$$w = 0 \quad y = 0 \quad z = 0 \quad a = 1 \Rightarrow D_1 = 1 \text{ and remaining outputs will be zero}$$

$$w = 1 \quad y = 1 \quad z = 1 \quad a = 1 \Rightarrow D_{15} = 1 \text{ and remaining outputs will be zero}$$


* Implement $F = \Sigma(1, 2, 3, 7)$ using 3×8 decoder.

(A)




* Implement $F = \Pi M(1, 3, 5, 7)$ using 3×8 decoder.

$\Rightarrow 1, 3, 5, 7$ are minterms. In order to get them as max terms, we need to perform complement for that minterm.



* Encoder: An encoder is a combinational circuit that performs the inverse operation of a decoder. An encoder has 2^n input lines & b^l output lines.



Ex: 8 : 3 Encoder (outputs to binary Encoders)


| Inputs | | | | | | | Outputs | | | |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|---|---|
| D ₀ | D ₁ | D ₂ | D ₃ | D ₄ | D ₅ | D ₆ | D ₇ | x | y | z |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

$$x = D_4 + D_5 + D_6 + D_7$$

$$y = D_2 + D_3 + D_6 + D_7$$

$$z = D_1 + D_3 + D_5 + D_7$$

Circuit Diagram



* 8:3 Encoders have some drawbacks. They are:-

- ① There is an ambiguity, when all outputs of Encoders are equal to zero.
- ② If more than one input is active high, then the encoder produces an output, which may not be the correct code.

So, to overcome these difficulties, we should assign "priorities" to each input of Encoder.

Priority Encoder (P.E): - A priority encoder is an encoder circuit that includes the priority function. The operation of P.E. is such that "if two (2^k) more input are equal to '1' at the same time, having the highest priority will take precedence."

Ex:- 4-input priority encoder:-

(A) Truth Table

| Input | Outputs |
|-------------------------|-------------|
| $D_0 \ D_1 \ D_2 \ D_3$ | $x \ y \ v$ |
| 0 0 0 0 | X X 0 |
| 1 0 0 0 | 0 0 1 |
| X 1 0 0 | 0 1 1 |
| X X 1 0 | 1 0 1 |
| X X X 1 | 1 1 1 |

Output by 'v'

→ Here invalid inputs are recognized by 'v'.

→ if $v=0$ then it is invalid input.

$\checkmark = 1 \rightarrow$ it is valid input.

→ In the above truth table 'X' refers to don't care term.

Ex:- if the input values are

$D_0 \ D_1 \ D_2 \ D_3$

X 1 0 0 . Here D_0 is

consists don't care terms. X values may be

Either '0' or '1', and D₁ values is also '1'. If 'D₀' value is 0 then D₁ priority will given to D₁. If 'D₀' value is also 1, then based on precedence highest priority will given to D₁ only. So output will be '1'. Same thing will be apply to all inputs.

* Simplification using K-map:

→ Simplification using K-map for $f \cdot x$

→ Let us consider the outputs of x.

i) $x = X$ when D₀ D₁ D₂ D₃

0 0 0 0

X!

∴ For '0' result will be 'X'.

ii) $x = 0$ when D₀ D₁ D₂ D₃

1 0 0 0

because $x = 0$

∴ For '1' result will be 0 because we are not considering them.

$x = 0$ when D₀ D₁ D₂ D₄

X 1 0 0

here D₂ & D₄ are zeros so consider D₀ & D₁ only. D₁ is '1' already.

And D₀ value will either '0' or '1'.

So we have to consider the values by placing 0 & 1 in place of X.

Then the outcomes are:

$$\begin{matrix} 1 \\ D_0 \end{matrix}, \begin{matrix} 2 \\ D_1 \end{matrix}, \begin{matrix} 4 \\ D_2 \end{matrix}, \begin{matrix} 8 \\ D_3 \end{matrix}$$

(when $X=0$) $0 \quad 1 \quad 0 \quad 0 = 2$

(when $X=1$) $1 \quad 1 \quad 0 \quad 0 = 3$

so, for 2 & 3 value is '0' because

$$x=0.$$

(iii) yet

$$\begin{matrix} 1 \\ D_0 \end{matrix}, \begin{matrix} 2 \\ D_1 \end{matrix}, \begin{matrix} 4 \\ D_2 \end{matrix}, \begin{matrix} 8 \\ D_3 \end{matrix}$$

$x=1$, when

$$\begin{matrix} 0 \\ D_1 \end{matrix}, \begin{matrix} 1 \\ D_2 \end{matrix}, \begin{matrix} 0 \\ D_3 \end{matrix}$$

$$\begin{matrix} X \\ X \end{matrix}, \begin{matrix} 1 \\ \end{matrix}$$

Replace ' x ' with both '0' & '1'.

The possible outcomes will be

$$\begin{matrix} 1 \\ D_0 \end{matrix}, \begin{matrix} 2 \\ D_1 \end{matrix}, \begin{matrix} 4 \\ D_2 \end{matrix}, \begin{matrix} 8 \\ D_3 \end{matrix}$$

$$\left. \begin{array}{cccc} 1 & 0 & 1 & 0 = 5 \\ 1 & 1 & 1 & 0 = 7 \\ 0 & 1 & 1 & 0 = 6 \\ 0 & 0 & 1 & 0 = 4 \end{array} \right\} \text{for these values, the value is } 1,1 \text{ in k-map because as, so we have to consider them}$$

$x=1$, when $\begin{matrix} 1 \\ D_0 \end{matrix}, \begin{matrix} 2 \\ D_1 \end{matrix}, \begin{matrix} 4 \\ D_2 \end{matrix}, \begin{matrix} 8 \\ D_3 \end{matrix}$

$$\begin{matrix} X \\ X \end{matrix}, \begin{matrix} X \\ \end{matrix}$$

Replace ' x ' with both 0 & 1.

possible outcomes are,

| D_0 | D_1 | D_2 | D_3 | |
|-------|-------|-------|-------|------------------|
| 0 | 0 | 0 | 1 | $\Rightarrow 8$ |
| 1 | 0 | 0 | 1 | $\Rightarrow 9$ |
| 0 | 1 | 0 | 1 | $\Rightarrow 10$ |
| 1 | 1 | 0 | 1 | $\Rightarrow 11$ |
| 0 | 0 | 1 | 1 | $\Rightarrow 12$ |
| 1 | 0 | 1 | 1 | $\Rightarrow 13$ |
| 0 | 1 | 1 | 1 | $\Rightarrow 14$ |
| 1 | 1 | 1 | 1 | $\Rightarrow 15$ |

} value is 11
for all these values in k-map, because $x=1$.

∴ k-map for x^+

Based on previous calculation results,
we are going to construct the k-map.

| D_3 | D_2 | D_1 | D_0 | |
|-------|-------|-------|-------|----|
| 00 | 00 | 01 | 11 | 10 |
| 01 | 11 | 10 | 01 | 00 |
| 11 | 10 | 11 | 10 | 01 |
| 10 | 01 | 00 | 11 | 10 |

Group-1

$\Rightarrow D_2$

Group-2:

| | 00 | 01 | 11 | 10 |
|----|----|----|----|----|
| 11 | 12 | 13 | 15 | 14 |
| 10 | 8 | 9 | 11 | 10 |

$\Rightarrow D_3$

$$x = D_2 + D_3$$

* K-map for y -

~~(i)~~ \Rightarrow Follow the same process which is applied while calculating for $'x'$:

After calculation, K-map will become like following:-

| | | D ₃ D ₂ | D ₃ D ₂ ' | | | | |
|----|----|-------------------------------|---------------------------------|----|----|---|---|
| | | 00 | 01 | 11 | 10 | | |
| 00 | | 0X | 0 | 3 | 1 | | |
| 01 | 4 | 5 | 0 | 7 | 0 | 6 | 0 |
| 11 | 12 | 13 | 15 | 1 | 14 | | |
| 10 | 8 | 9 | 11 | 10 | 1 | 1 | 1 |

| | | Group-1 | | | |
|----|--|---------|----|----|----|
| | | 00 | 01 | 11 | 10 |
| 00 | | 12 | 13 | 15 | 24 |
| 01 | | 1 | 1 | 1 | 1 |
| 11 | | 8 | 9 | 1 | 10 |
| 10 | | 1 | 1 | 1 | 1 |

$\Rightarrow D_3$

Group-2

| 11 | | 10 | |
|----|----|----|----|
| 00 | 3 | 2 | 1 |
| 10 | 11 | 1 | 10 |

$$\Rightarrow y = D_3 + D_1D_2'$$

$\Rightarrow D_1D_2'$

* K-map for v . find

\Rightarrow Follow the same process and

construct k-map.

values and

K-map as,

D_3D_2

D_3D_2'

D_1D_0

D_1D_0'

D_0D_0

D_0D_0'

D_1D_1

D_1D_1'

D_0D_1

D_0D_1'

D_1D_0

D_1D_0'

D_0D_0

D_0D_0'

Group-3

| | 00 | 01 | 11 | 10 |
|----|----|----|----|----|
| 01 | 4 | 5 | 7 | 6 |
| 11 | 12 | 13 | 15 | 14 |
| | 1 | 1 | 1 | 1 |


$\Rightarrow D_2$

| | 00 | 01 | 11 | 10 |
|----|----|----|----|----|
| 01 | 12 | 13 | 15 | 14 |
| 10 | 8 | 9 | 11 | 10 |
| | 1 | 1 | 1 | 1 |

$\Rightarrow D_3$

$$\therefore V = D_0 + D_1 + D_2 + D_3$$

Logic diagram using above equations:



* Multiplexers: - A multiplexer is a combinational


circuit that selects binary information from "one of many inputs (lines) and directs directs it to a single output (line)."

\Rightarrow The selection of particular input lines is controlled by a set of selection lines

\Rightarrow Generally for a n -selection input lines

there are 2^n input lines.


Block diagram:



selection lines

Eg:- 4-to-1 line Multiplexers (MUX)

Block diagram:




here I₀, I₁, I₂, I₃
are inputs.
S₁ & S₀ are selection
lines
y is the output!

Truth Table / Function table

| S ₁ | S ₀ | y |
|----------------|----------------|----------------|
| 0 | 0 | I ₀ |
| 0 | 1 | I ₁ |
| 1 | 0 | I ₂ |
| 1 | 1 | I ₃ |

Logic diagram:-



$$F(P, Q, R, S) = \sum m(0, 1, 3, 4, 8, 9, 15)$$

(A) Given,

$$F(P, Q, R, S) = \sum m(0, 1, 3, 4, 8, 9, 15)$$

→ we know that there are 3 selection
lines in 8x1 MUX. i.e., $2^3 = 8$ selection lines.

So, in given P, Q, R, S , let us consider
selection lies as Q, R, S and P can be
used for data input.

$$\text{i.e., } S_0 = S, \quad S_1 = R, \quad S_2 = Q$$

* Implementation table:-
Follow the following procedure for implementing
the table.


- ① Draw a table which consists numbers from 0 to 15.
- ② Encircle the minterms given in the question in the table.
- ③ If the numbers are encircled in the column, then the resultant is '1'.
- ④ If both numbers are not encircled then the resultant is '0'.
- ⑤ If only one value is encircled, then resultant will be its respective data input in that row. i.e. \bar{P} or P .

Table :-

| | D ₀ | D ₁ | D ₂ | D ₃ | D ₄ | D ₅ | D ₆ | D ₇ |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| \bar{P} | (0) | (1) | 2 | (3) | (4) | 5 | 6 | 7 |
| P | (8) | (9) | 10 | 11 | 12 | 13 | 14 | (15) |

I I O P P O O P \Rightarrow resultants

Block diagram?




Here Based on the values of Q, R, S
Output will come.

| <u>Ex:</u> | Q | R | S | F (output) |
|------------|-----|-----|-----|---------------------------|
| | 0 | 0 | 0 | $I \Rightarrow D_0$ |
| | 0 | 0 | 1 | $I \Rightarrow D_1$ |
| | 0 | 1 | 0 | $O \Rightarrow D_2$ |
| | 0 | 1 | 1 | $\bar{P} \Rightarrow D_3$ |
| | 1 | 0 | 0 | $\bar{P} \Rightarrow D_4$ |
| | 1 | 0 | 1 | $O \Rightarrow D_5$ |
| | 1 | 1 | 0 | $O \Rightarrow D_6$ |
| | 1 | 1 | 1 | $P \Rightarrow D_7$ |

Demultiplexers: A demultiplexer is a combinational circuit that receives information on a single line and transmits this information to one of 2ⁿ possible output lines.

Ex :- 1 to 4 demultiplexer:

⇒ Block Diagram:




Din will get from MUX.
Here Din the output of MUX.

Truth table / Function table:


| Inputs | | | Outputs | | | |
|--------|----------------|----------------|----------------|----------------|----------------|----------------|
| Din | s ₁ | s ₀ | y ₀ | y ₁ | y ₂ | y ₃ |
| X | X | X | 0 | 0 | 0 | 0 |
| X | 0 | 0 | X | 0 | 0 | 0 |
| X | 0 | 1 | 0 | X | 0 | 0 |
| X | 1 | 0 | 0 | 0 | X | 0 |
| X | 1 | 1 | 0 | 0 | 0 | X |

(Note:- Here we don't know the value of Din, because it will get from MUX. That's why we marked it as 'X' in both outputs and in Din.)

Logic diagram :-



* 1x8 DeMUX using '2' 1x4 deMUX



C. In electronics, cascading refers to a process where large multiplexers can be designed and implemented using smaller multiplexers.