

# REGISTER REFERENCE



www.ti.com

Registers

## 19.4 Registers

This chapter includes the register layouts and bit descriptions for the submodules.

### 19.4.1 Time-Base Submodule Registers

#### 19.4.1.1 Time-Base Period Register (TBPRD)

Figure 19-63. Time-Base Period Register (TBPRD) [offset = 0x8]

15	0
TBPRD	
R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19-22. Time-Base Period Register (TBPRD) Field Descriptions

Bits	Name	Value	Description
15-0	TBPRD	0000-FFFFh	<p>These bits determine the period of the time-base counter. This sets the PWM frequency.</p> <p>Shadowing of this register is enabled and disabled by the TBCTL[PRDLD] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"><li>• If TBCTL[PRDLD] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the active register will be loaded from the shadow register when the time-base counter equals zero.</li><li>• If TBCTL[PRDLD] = 1, then the shadow is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware.</li><li>• The active and shadow registers share the same memory map address.</li></ul>

#### 19.4.1.2 Time-Base Phase Register (TBPHS)

Figure 19-64. Time-Base Phase Register (TBPHS) [offset = 0x4]

15	0
TBPHS	
R/W-0	


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19-23. Time-Base Phase Register (TBPHS) Field Descriptions

Bits	Name	Value	Description
15-0	TBPHS	0000-FFFF	<p>These bits set time-base counter phase of the selected ePWM relative to the time-base that is supplying the synchronization input signal.</p> <ul style="list-style-type: none"><li>• If TBCTL[PHSEN] = 0, then the synchronization event is ignored and the time-base counter is not loaded with the phase.</li><li>• If TBCTL[PHSEN] = 1, then the time-base counter (TBCTR) will be loaded with the phase (TBPHS) when a synchronization event occurs. The synchronization event can be initiated by the input synchronization signal (EPWMxSYNCl) or by a software forced synchronization.</li></ul>

### 19.4.1.3 Time-Base Counter Register (TBCTR)

**Figure 19-65. Time-Base Counter Register (TBCTR) [offset = 0xA]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-24. Time-Base Counter Register (TBCTR) Field Descriptions**

Bits	Name	Value	Description
15-0	TBCTR	0000-FFFF	Reading these bits gives the current time-base counter value.  Writing to these bits sets the current time-base counter value. The update happens as soon as the write occurs; the write is NOT synchronized to the time-base clock (TBCLK) and the register is not shadowed.

#### 19.4.1.4 Time-Base Control Register (TBCTL)

**Figure 19-66. Time-Base Control Register (TBCTL) [offset = 0x2]**

15		14		13		12		10		9		8			
FREE, SOFT				PHSDIR		CLKDIV				HSPCLKDIV					
R/W-0				R/W-0		R/W-0				R/W-0,0,1					
7		6		5		4		3		2		1		0	
HSPCLKDIV		SWFSYNC		SYNCOSSEL				PRDLD		PHSEN		CTRMODE			
R/W-0,0,1		R/W-0		R/W-0				R/W-0		R/W-0		R/W-11			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-25. Time-Base Control Register (TBCTL) Field Descriptions**


Bit	Field	Value	Description
15:14	FREE, SOFT	00 01 1X	Emulation Mode Bits. These bits select the behavior of the ePWM time-base counter during emulation events: 00 Stop after the next time-base counter increment or decrement 01 Stop when counter completes a whole cycle: • Up-count mode: stop when the time-base counter = period (TBCTR = TBPRD) • Down-count mode: stop when the time-base counter = 0x0000 (TBCTR = 0x0000) • Up-down-count mode: stop when the time-base counter = 0x0000 (TBCTR = 0x0000) 1X Free run
13	PHSDIR	0 1	Phase Direction Bit. This bit is only used when the time-base counter is configured in the up-down-count mode. The PHSDIR bit indicates the direction the time-base counter (TBCTR) will count after a synchronization event occurs and a new phase value is loaded from the phase (TBPHS) register. This is irrespective of the direction of the counter before the synchronization event.. In the up-count and down-count modes this bit is ignored. 0 Count down after the synchronization event. 1 Count up after the synchronization event.
12:10	CLKDIV	000 001 010 011 100 101 110 111	Time-base Clock Prescale Bits These bits determine part of the time-base clock prescale value. $TBCLK = VCLK4 / (HSPCLKDIV \times CLKDIV)$ /1 (default on reset) /2 /4 /8 /16 /32 /64 /128

**Table 19-25. Time-Base Control Register (TBCTL) Field Descriptions (continued)**

Bit	Field	Value	Description
9:7	HSPCLKDIV	<div>000 /1</div> <div>001 /2 (default on reset)</div> <div>010 /4</div> <div>011 /6</div> <div>100 /8</div> <div>101 /10</div> <div>110 /12</div> <div>111 /14</div>	<p>High Speed Time-base Clock Prescale Bits</p> <p>These bits determine part of the time-base clock prescale value. TBCLK = VCLK4 / (HSPCLKDIV × CLKDIV)</p> <p>This divisor emulates the HSPCLK in the TMS320x281x system as used on the Event Manager (EV) peripheral.</p>
6	SWFSYNC	<div>0 Writing a 0 has no effect and reads always return a 0.</div> <div>1 Writing a 1 forces a one-time synchronization pulse to be generated.</div>	<p>Software Forced Synchronization Pulse</p> <p>This event is ORed with the EPWMxSYNCl input of the ePWM module. SWFSYNC is valid (operates) only when EPWMxSYNCl is selected by SYNCOSSEL = 00.</p>
5:4	SYNCOSSEL	<div>00 EPWMxSYNCO:</div> <div>01 CTR = zero: Time-base counter equal to zero (TBCTR = 0x0000)</div> <div>10 CTR = CMPB : Time-base counter equal to counter-compare B (TBCTR = CMPB)</div> <div>11 Disable EPWMxSYNCO signal</div>	<p>Synchronization Output Select. These bits select the source of the EPWMxSYNCO signal.</p>
3	PRDL	<div>0 The period register (TBPRD) is loaded from its shadow register when the time-base counter, TBCTR, is equal to zero.</div> <div>1 Load the TBPRD register immediately without using a shadow register.</div>	<p>Active Period Register Load From Shadow Register Select</p> <p>A write or read to the TBPRD register accesses the shadow register. A write or read to the TBPRD register directly accesses the active register.</p>
2	PHSEN	<div>0 Do not load the time-base counter (TBCTR) from the time-base phase register (TBPHS)</div> <div>1 Load the time-base counter with the phase register when an EPWMxSYNCl input signal occurs or when a software synchronization is forced by the SWFSYNC bit, or when a digital compare sync event occurs.</div>	<p>Counter Register Load From Phase Register Enable</p>
1:0	CTRMODE	<div>00 Up-count mode</div> <div>01 Down-count mode</div> <div>10 Up-down-count mode</div> <div>11 Stop-freeze counter operation (default on reset)</div>	<p>Counter Mode</p> <p>The time-base counter mode is normally configured once and not changed during normal operation. If you change the mode of the counter, the change will take effect at the next TBCLK edge and the current counter value shall increment or decrement from the value before the mode change.</p> <p>These bits set the time-base counter mode of operation as follows:</p>

#### 19.4.1.5 Time-Base Status Register (TBSTS)

**Figure 19-67. Time-Base Status Register (TBSTS) [offset = 0x0]**



LEGEND: R/W = Read/Write; R = Read only; R/W1C = Read/Write 1 to clear; -n = value after reset

**Table 19-26. Time-Base Status Register (TBSTS) Field Descriptions**

Bit	Field	Value	Description
15:3	Reserved		Reserved
2	CTRMAX	0	Time-Base Counter Max Latched Status Bit Reading a 0 indicates the time-base counter never reached its maximum value. Writing a 0 will have no effect.
		1	Reading a 1 on this bit indicates that the time-base counter reached the max value 0xFFFF. Writing a 1 to this bit will clear the latched event.
1	SYNCI	0	Input Synchronization Latched Status Bit Writing a 0 will have no effect. Reading a 0 indicates no external synchronization event has occurred.
		1	Reading a 1 on this bit indicates that an external synchronization event has occurred (EPWMxSYNCI). Writing a 1 to this bit will clear the latched event.
0	CTRDIR	0	Time-Base Counter Direction Status Bit. At reset, the counter is frozen; therefore, this bit has no meaning. To make this bit meaningful, you must first set the appropriate mode via TBCTL[CTRMODE]. Time-Base Counter is currently counting down.
		1	Time-Base Counter is currently counting up.

## 19.4.2 Counter-Compare Submodule Registers

### 19.4.2.1 Counter-Compare A Register (CMPA)

**Figure 19-68. Counter-Compare A Register (CMPA) [offset = 0x10]**

15		0
CMPA		
R/W-0		


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-27. Counter-Compare A Register (CMPA) Field Descriptions**

Bits	Name	Description
15-0	CMPA	<p>The value in the active CMPA register is continuously compared to the time-base counter (TBCTR). When the values are equal, the counter-compare module generates a "time-base counter equal to counter compare A" event. This event is sent to the action-qualifier where it is qualified and converted it into one or more actions. These actions can be applied to either the EPWMxA or the EPWMxB output depending on the configuration of the AQCTLA and AQCTLB registers. The actions that can be defined in the AQCTLA and AQCTLB registers include:</p> <ul style="list-style-type: none"> <li>• Do nothing; the event is ignored.</li> <li>• Clear: Pull the EPWMxA and/or EPWMxB signal low</li> <li>• Set: Pull the EPWMxA and/or EPWMxB signal high</li> <li>• Toggle the EPWMxA and/or EPWMxB signal</li> </ul> <p>Shadowing of this register is enabled and disabled by the CMPCTL[SHDWAMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> <li>• If CMPCTL[SHDWAMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL[LOADAMODE] bit field determines which event will load the active register from the shadow register.</li> <li>• Before a write, the CMPCTL[SHDWAFULL] bit can be read to determine if the shadow register is currently full.</li> <li>• If CMPCTL[SHDWAMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware.</li> <li>• In either mode, the active and shadow registers share the same memory map address.</li> </ul>

### 19.4.2.2 Counter-Compare B Register (CMPB)

**Figure 19-69. Counter-Compare B Register (CMPB) [offset = 0x16]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-28. Counter-Compare B Register (CMPB) Field Descriptions**

Bits	Name	Description
15-0	CMPB	<p>The value in the active CMPB register is continuously compared to the time-base counter (TBCTR). When the values are equal, the counter-compare module generates a "time-base counter equal to counter compare B" event. This event is sent to the action-qualifier where it is qualified and converted it into one or more actions. These actions can be applied to either the EPWMxA or the EPWMxB output depending on the configuration of the AQCTLA and AQCTLB registers. The actions that can be defined in the AQCTLA and AQCTLB registers include:</p> <ul style="list-style-type: none"> <li>• Do nothing, event is ignored.</li> <li>• Clear: Pull the EPWMxA and/or EPWMxB signal low</li> <li>• Set: Pull the EPWMxA and/or EPWMxB signal high</li> <li>• Toggle the EPWMxA and/or EPWMxB signal</li> </ul> <p>Shadowing of this register is enabled and disabled by the CMPCTL[SHDWBMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"> <li>• If CMPCTL[SHDWBMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL[LOADBMODE] bit field determines which event will load the active register from the shadow register:</li> <li>• Before a write, the CMPCTL[SHDWBFULL] bit can be read to determine if the shadow register is currently full.</li> <li>• If CMPCTL[SHDWBMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware.</li> <li>• In either mode, the active and shadow registers share the same memory map address.</li> </ul>

### 19.4.2.3 Counter-Compare Control Register (CMPCTL)

**Figure 19-70. Counter-Compare Control Register (CMPCTL) [offset = 0xC]**

15	10	9	8
Reserved			
R-0			
7	6	5	4
Reserved	SHDWBMODE	Reserved	SHDWAMODE
R-0	R/W-0	R-0	R/W-0
LOADBMODE		LOADAMODE	
R/W-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-29. Counter-Compare Control Register (CMPCTL) Field Descriptions**

Bits	Name	Value	Description
15-10	Reserved		Reserved
9	SHDWBFULL	0 1	Counter-compare B (CMPB) Shadow Register Full Status Flag This bit self clears once a load-strobe occurs. CMPB shadow FIFO not full yet Indicates the CMPB shadow FIFO is full; a CPU write will overwrite current shadow value.
8	SHDWAFULL	0 1	Counter-compare A (CMPA) Shadow Register Full Status Flag The flag bit is set when a 32-bit write to CMPA:CMPAHR register or a 16-bit write to CMPA register is made. A 16-bit write to CMPAHR register will not affect the flag. This bit self clears once a load-strobe occurs. CMPA shadow FIFO not full yet Indicates the CMPA shadow FIFO is full, a CPU write will overwrite the current shadow value.
7	Reserved		Reserved
6	SHDWBMODE	0 1	Counter-compare B (CMPB) Register Operating Mode Shadow mode. Operates as a double buffer. All writes via the CPU access the shadow register. Immediate mode. Only the active compare B register is used. All writes and reads directly access the active register for immediate compare action.
5	Reserved		Reserved
4	SHDWAMODE	0 1	Counter-compare A (CMPA) Register Operating Mode Shadow mode. Operates as a double buffer. All writes via the CPU access the shadow register. Immediate mode. Only the active compare register is used. All writes and reads directly access the active register for immediate compare action
3-2	LOADBMODE	00 01 10 11	Active Counter-Compare B (CMPB) Load From Shadow Select Mode This bit has no effect in immediate mode (CMPCTL[SHDWBMODE] = 1). Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) Load on either CTR = Zero or CTR = PRD Freeze (no loads possible)
1-0	LOADAMODE	00 01 10 11	Active Counter-Compare A (CMPA) Load From Shadow Select Mode. This bit has no effect in immediate mode (CMPCTL[SHDWAMODE] = 1). Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000) Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD) Load on either CTR = Zero or CTR = PRD Freeze (no loads possible)



### 19.4.3 Action-Qualifier Submodule Registers

#### 19.4.3.1 Action-Qualifier Output A Control Register (AQCTLA)

**Figure 19-71. Action-Qualifier Output A Control Register (AQCTLA) [offset = 0x14]**

15	12	11	10	9	8
Reserved				CBD	CBU
R-0				R/W-0	R/W-0
7	6	5	4	3	2
CAD		CAU		PRD	ZRO
R/W-0		R/W-0		R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-30. Action-Qualifier Output A Control Register (AQCTLA) Field Descriptions**

Bits	Name	Value	Description
15-12	Reserved		Reserved
11-10	CBD	00 Do nothing (action disabled) 01 Clear: force EPWMxA output low. 10 Set: force EPWMxA output high. 11 Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.	Action when the time-base counter equals the active CMPB register and the counter is decrementing.
9-8	CBU	00 Do nothing (action disabled) 01 Clear: force EPWMxA output low. 10 Set: force EPWMxA output high. 11 Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.	Action when the counter equals the active CMPB register and the counter is incrementing.
7-6	CAD	00 Do nothing (action disabled) 01 Clear: force EPWMxA output low. 10 Set: force EPWMxA output high. 11 Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.	Action when the counter equals the active CMPA register and the counter is decrementing.
5-4	CAU	00 Do nothing (action disabled) 01 Clear: force EPWMxA output low. 10 Set: force EPWMxA output high. 11 Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.	Action when the counter equals the active CMPA register and the counter is incrementing.
3-2	PRD	00 Do nothing (action disabled) 01 Clear: force EPWMxA output low. 10 Set: force EPWMxA output high. 11 Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.	Action when the counter equals the period. Note: By definition, in count up-down mode when the counter equals period the direction is defined as 0 or counting down.
1-0	ZRO	00 Do nothing (action disabled) 01 Clear: force EPWMxA output low. 10 Set: force EPWMxA output high. 11 Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.	Action when counter equals zero. Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up.

### 19.4.3.2 Action-Qualifier Output B Control Register (AQCTLB)

**Figure 19-72. Action-Qualifier Output B Control Register (AQCTLB) [offset = 0x1A]**

15	12	11	10	9	8
Reserved				CBD	CBU
R-0				R/W-0	R/W-0
7	6	5	4	3	2
CAD		CAU		PRD	ZRO
R/W-0		R/W-0		R/W-0	R/W-0


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-31. Action-Qualifier Output B Control Register (AQCTLB) Field Descriptions**

Bits	Name	Value	Description
15-12	Reserved		
11-10	CBD	00	Action when the counter equals the active CMPB register and the counter is decrementing. Do nothing (action disabled)
		01	Clear: force EPWMxB output low.
		10	Set: force EPWMxB output high.
		11	Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.
9-8	CBU	00	Action when the counter equals the active CMPB register and the counter is incrementing. Do nothing (action disabled)
		01	Clear: force EPWMxB output low.
		10	Set: force EPWMxB output high.
		11	Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.
7-6	CAD	00	Action when the counter equals the active CMPA register and the counter is decrementing. Do nothing (action disabled)
		01	Clear: force EPWMxB output low.
		10	Set: force EPWMxB output high.
		11	Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.
5-4	CAU	00	Action when the counter equals the active CMPA register and the counter is incrementing. Do nothing (action disabled)
		01	Clear: force EPWMxB output low.
		10	Set: force EPWMxB output high.
		11	Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.
3-2	PRD	00	Action when the counter equals the period. Note: By definition, in count up-down mode when the counter equals period the direction is defined as 0 or counting down.
		01	Clear: force EPWMxB output low.
		10	Set: force EPWMxB output high.
		11	Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.
1-0	ZRO	00	Action when counter equals zero. Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up.
		01	Clear: force EPWMxB output low.
		10	Set: force EPWMxB output high.
		11	Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.

### 19.4.3.3 Action-Qualifier Software Force Register (AQSFRC)

**Figure 19-73. Action-Qualifier Software Force Register (AQSFRC) [offset = 0x18]**




**Table 19-32. Action-Qualifier Software Force Register (AQSFRC) Field Descriptions**

Bit	Field	Value	Description
15:8	Reserved		
7:6	RLDCSF	00 Load on event counter equals zero 01 Load on event counter equals period 10 Load on event counter equals zero or counter equals period 11 Load immediately (the active register is directly accessed by the CPU and is not loaded from the shadow register).	
5	OTSFB	0 Writing a 0 (zero) has no effect. Always reads back a 0 This bit is auto cleared once a write to this register is complete, i.e., a forced event is initiated.) This is a one-shot forced event. It can be overridden by another subsequent event on output B. 1 Initiates a single s/w forced event	
4:3	ACTSFB	00 Action when One-Time Software Force B Is invoked Does nothing (action disabled) 01 Clear (low) 10 Set (high) 11 Toggle (Low -> High, High -> Low) <b>Note:</b> This action is not qualified by counter direction (CNT_dir)	
2	OTSFA	0 One-Time Software Forced Event on Output A Writing a 0 (zero) has no effect. Always reads back a 0. This bit is auto cleared once a write to this register is complete ( i.e., a forced event is initiated). 1 Initiates a single software forced event	
1:0	ACTSFA	00 Action When One-Time Software Force A Is Invoked Does nothing (action disabled) 01 Clear (low) 10 Set (high) 11 Toggle (Low -> High, High -> Low) <b>Note:</b> This action is not qualified by counter direction (CNT_dir)	

#### 19.4.3.4 Action-Qualifier Continuous Force Register (AQCSFRC)

**Figure 19-74. Action-Qualifier Continuous Software Force Register (AQCSFRC) [offset = 0x1E]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-33. Action-qualifier Continuous Software Force Register (AQCSFRC) Field Descriptions**

Bits	Name	Value	Description
15-4	Reserved		Reserved
3-2	CSFB	00 Forcing disabled, i.e., has no effect 01 Forces a continuous low on output B 10 Forces a continuous high on output B 11 Software forcing is disabled and has no effect	Continuous Software Force on Output B In immediate mode, a continuous force takes effect on the next TBCLK edge. In shadow mode, a continuous force takes effect on the next TBCLK edge after a shadow load into the active register. To configure shadow mode, use AQSFRC[RLDCSF].
1-0	CSFA	00 Forcing disabled, i.e., has no effect 01 Forces a continuous low on output A 10 Forces a continuous high on output A 11 Software forcing is disabled and has no effect	Continuous Software Force on Output A In immediate mode, a continuous force takes effect on the next TBCLK edge. In shadow mode, a continuous force takes effect on the next TBCLK edge after a shadow load into the active register.

## 19.4.4 Dead-Band Submodule Registers

### 19.4.4.1 Dead-Band Generator Control Register (DBCTL)

**Figure 19-75. Dead-Band Generator Control Register (DBCTL) [offset = 0x1C]**

15	14						8
HALFCYCLE	Reserved						
R/W-0	R-0						
7	6	5	4	3	2	1	0
Reserved	IN_MODE		POLSEL		OUT_MODE		
R-0	R/W-0		R/W-0		R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-34. Dead-Band Generator Control Register (DBCTL) Field Descriptions**


Bits	Name	Value	Description
15	HALFCYCLE	0 1	Half Cycle Clocking Enable Bit: Full cycle clocking enabled. The dead-band counters are clocked at the TBCLK rate. Half cycle clocking enabled. The dead-band counters are clocked at TBCLK*2.
14-6	Reserved		Reserved
5-4	IN_MODE	00 01 10 11	Dead Band Input Mode Control Bit 5 controls the S5 switch and bit 4 controls the S4 switch shown in <a href="#">Figure 19-28</a> . This allows you to select the input source to the falling-edge and rising-edge delay. To produce classical dead-band waveforms the default is EPWMxA In is the source for both falling and rising-edge delays. EPWMxA In (from the action-qualifier) is the source for both falling-edge and rising-edge delay. EPWMxB In (from the action-qualifier) is the source for rising-edge delayed signal. EPWMxA In (from the action-qualifier) is the source for falling-edge delayed signal. EPWMxB In (from the action-qualifier) is the source for rising-edge delayed signal. EPWMxA In (from the action-qualifier) is the source for falling-edge delayed signal. EPWMxB In (from the action-qualifier) is the source for both rising-edge delay and falling-edge delayed signal.
3-2	POLSEL	00 01 10 11	Polarity Select Control Bit 3 controls the S3 switch and bit 2 controls the S2 switch shown in <a href="#">Figure 19-28</a> . This allows you to selectively invert one of the delayed signals before it is sent out of the dead-band submodule. The following descriptions correspond to classical upper/lower switch control as found in one leg of a digital motor control inverter. These assume that DBCTL[OUT_MODE] = 1,1 and DBCTL[IN_MODE] = 0,0. Other enhanced modes are also possible, but not regarded as typical usage modes. Active high (AH) mode. Neither EPWMxA nor EPWMxB is inverted (default). Active low complementary (ALC) mode. EPWMxA is inverted. Active high complementary (AHC). EPWMxB is inverted. Active low (AL) mode. Both EPWMxA and EPWMxB are inverted.

**Table 19-34. Dead-Band Generator Control Register (DBCTL) Field Descriptions (continued)**

Bits	Name	Value	Description
1-0	OUT_MODE		<p>Dead-band Output Mode Control</p> <p>Bit 1 controls the S1 switch and bit 0 controls the S0 switch shown in <a href="#">Figure 19-28</a>.</p> <p>This allows you to selectively enable or bypass the dead-band generation for the falling-edge and rising-edge delay.</p> <p>00 Dead-band generation is bypassed for both output signals. In this mode, both the EPWMxA and EPWMxB output signals from the action-qualifier are passed directly to the PWM-chopper submodule.</p> <p>In this mode, the POLSEL and IN_MODE bits have no effect.</p> <p>01 Disable rising-edge delay. The EPWMxA signal from the action-qualifier is passed straight through to the EPWMxA input of the PWM-chopper submodule.</p> <p>The falling-edge delayed signal is seen on output EPWMxB. The input signal for the delay is determined by DBCTL[IN_MODE].</p> <p>10 The rising-edge delayed signal is seen on output EPWMxA. The input signal for the delay is determined by DBCTL[IN_MODE].</p> <p>Disable falling-edge delay. The EPWMxB signal from the action-qualifier is passed straight through to the EPWMxB input of the PWM-chopper submodule.</p> <p>11 Dead-band is fully enabled for both rising-edge delay on output EPWMxA and falling-edge delay on output EPWMxB. The input signal for the delay is determined by DBCTL[IN_MODE].</p>

#### 19.4.4.2 Dead-Band Generator Rising Edge Delay Register (DBRED)

**Figure 19-76. Dead-Band Generator Rising Edge Delay Register (DBRED) [offset = 0x22]**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-35. Dead-Band Generator Rising Edge Delay Register (DBRED) Field Descriptions**

Bits	Name	Value	Description
15-10	Reserved		Reserved
9-0	DEL		Rising Edge Delay Count. 10-bit counter.

#### 19.4.4.3 Dead-Band Generator Falling Edge Delay Register (DBFED)

**Figure 19-77. Dead-Band Generator Falling Edge Delay Register (DBFED) [offset = 0x20]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-36. Dead-Band Generator Falling Edge Delay Register (DBFED) Field Descriptions**

Bits	Name	Description
15-10	Reserved	Reserved
9-0	DEL	Falling Edge Delay Count. 10-bit counter

## 19.4.8 Event-Trigger Submodule Registers

### 19.4.8.1 Event-Trigger Selection Register (ETSEL)

**Figure 19-96. Event-Trigger Selection Register (ETSEL) [offset = 0x30]**

15	14	12	11	10	8
SOCBEN	SOCBSEL	SOCASEL	SOCASEL		
R/W-0	R/W-0	R/W-0	R/W-0		
7	4	3	2		0
Reserved	INTEN	INTSEL			
R-0	R/W-0	R/W-0			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-55. Event-Trigger Selection Register (ETSEL) Field Descriptions**

Bits	Name	Value	Description
15	SOCBEN	0 1	Enable the ADC Start of Conversion B (EPWMxSOCB) Pulse Disable EPWMxSOCB. Enable EPWMxSOCB pulse.
14-12	SOCBSEL	000 001 010 011 100 101 110 111	EPWMxSOCB Selection Options These bits determine when a EPWMxSOCB pulse will be generated. Enable DCBEVT1.soc event Enable event time-base counter equal to zero. (TBCTR = 0x0000) Enable event time-base counter equal to period (TBCTR = TBPRD) Enable event time-base counter equal to zero or period (TBCTR = 0x0000 or TBCTR = TBPRD). This mode is useful in up-down count mode. Enable event time-base counter equal to CMPA when the timer is incrementing. Enable event time-base counter equal to CMPA when the timer is decrementing. Enable event: time-base counter equal to CMPB when the timer is incrementing. Enable event: time-base counter equal to CMPB when the timer is decrementing.
11	SOCASEL	0 1	Enable the ADC Start of Conversion A (EPWMxSOCA) Pulse Disable EPWMxSOCA. Enable EPWMxSOCA pulse.
10-8	SOCASEL	000 001 010 011 100 101 110 111	EPWMxSOCA Selection Options These bits determine when a EPWMxSOCA pulse will be generated. Enable DCAEVT1.soc event Enable event time-base counter equal to zero. (TBCTR = 0x0000) Enable event time-base counter equal to period (TBCTR = TBPRD) Enable event time-base counter equal to zero or period (TBCTR = 0x0000 or TBCTR = TBPRD). This mode is useful in up-down count mode. Enable event time-base counter equal to CMPA when the timer is incrementing. Enable event time-base counter equal to CMPA when the timer is decrementing. Enable event: time-base counter equal to CMPB when the timer is incrementing. Enable event: time-base counter equal to CMPB when the timer is decrementing.
7-4	Reserved		Reserved
3	INTEN	0 1	Enable ePWM Interrupt (EPWMx_INT) Generation Disable EPWMx_INT generation Enable EPWMx_INT generation



**Table 19-55. Event-Trigger Selection Register (ETSEL) Field Descriptions (continued)**

Bits	Name	Value	Description
2-0	INTSEL		ePWM Interrupt (EPWMx_INT) Selection Options
		000	Reserved
		001	Enable event time-base counter equal to zero. (TBCTR = 0x0000)
		010	Enable event time-base counter equal to period (TBCTR = TBPRD)
		011	Enable event time-base counter equal to zero or period (TBCTR = 0x0000 or TBCTR = TBPRD). This mode is useful in up-down count mode.
		100	Enable event time-base counter equal to CMPA when the timer is incrementing.
		101	Enable event time-base counter equal to CMPA when the timer is decrementing.
		110	Enable event: time-base counter equal to CMPB when the timer is incrementing.
		111	Enable event: time-base counter equal to CMPB when the timer is decrementing.

### 19.4.8.2 Event-Trigger Prescale Register (ETPS)

**Figure 19-97. Event-Trigger Prescale Register (ETPS) [offset = 0x36]**

15	14	13	12	11	10	9	8		
SOCBCNT				SOCBPRD		SOCACNT		SOCAPRD	
R-0				R/W-0		R-0		R/W-0	
7	Reserved			4	3	2	1	0	
R-0				R-0		R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-56. Event-Trigger Prescale Register (ETPS) Field Descriptions**


Bits	Name		Description
15-14	SOCBCNT	00 01 10 11	<p>ePWM ADC Start-of-Conversion B Event (EPWMxSOCB) Counter Register</p> <p>These bits indicate how many selected ETSEL[SOCBSEL] events have occurred:</p> <p>No events have occurred.</p> <p>1 event has occurred.</p> <p>2 events have occurred.</p> <p>3 events have occurred.</p>
13-12	SOCBPRD	00 01 10 11	<p>ePWM ADC Start-of-Conversion B Event (EPWMxSOCB) Period Select</p> <p>These bits determine how many selected ETSEL[SOCBSEL] events need to occur before an EPWMxSOCB pulse is generated. To be generated, the pulse must be enabled (ETSEL[SOCBEN] = 1). The SOCB pulse will be generated even if the status flag is set from a previous start of conversion (ETFLG[SOCB] = 1). Once the SOCB pulse is generated, the ETPS[SOCBCNT] bits will automatically be cleared.</p> <p>Disable the SOCB event counter. No EPWMxSOCB pulse will be generated</p> <p>Generate the EPWMxSOCB pulse on the first event: ETPS[SOCBCNT] = 0,1</p> <p>Generate the EPWMxSOCB pulse on the second event: ETPS[SOCBCNT] = 1,0</p> <p>Generate the EPWMxSOCB pulse on the third event: ETPS[SOCBCNT] = 1,1</p>
11-10	SOCACNT	00 01 10 11	<p>ePWM ADC Start-of-Conversion A Event (EPWMxSOCA) Counter Register</p> <p>These bits indicate how many selected ETSEL[SOCASEL] events have occurred:</p> <p>No events have occurred.</p> <p>1 event has occurred.</p> <p>2 events have occurred.</p> <p>3 events have occurred.</p>
9-8	SOCAPRD	00 01 10 11	<p>ePWM ADC Start-of-Conversion A Event (EPWMxSOCA) Period Select</p> <p>These bits determine how many selected ETSEL[SOCASEL] events need to occur before an EPWMxSOCA pulse is generated. To be generated, the pulse must be enabled (ETSEL[SOCASEN] = 1). The SOCA pulse will be generated even if the status flag is set from a previous start of conversion (ETFLG[SOCA] = 1). Once the SOCA pulse is generated, the ETPS[SOCACNT] bits will automatically be cleared.</p> <p>Disable the SOCA event counter. No EPWMxSOCA pulse will be generated</p> <p>Generate the EPWMxSOCA pulse on the first event: ETPS[SOCACNT] = 0,1</p> <p>Generate the EPWMxSOCA pulse on the second event: ETPS[SOCACNT] = 1,0</p> <p>Generate the EPWMxSOCA pulse on the third event: ETPS[SOCACNT] = 1,1</p>
7-4	Reserved		Reserved

**Table 19-56. Event-Trigger Prescale Register (ETPS) Field Descriptions (continued)**

Bits	Name		Description
3-2	INTCNT		<p>ePWM Interrupt Event (EPWMx_INT) Counter Register</p> <p>These bits indicate how many selected ETSSEL[INTSEL] events have occurred. These bits are automatically cleared when an interrupt pulse is generated. If interrupts are disabled, ETSSEL[INT] = 0 or the interrupt flag is set, ETFLG[INT] = 1, the counter will stop counting events when it reaches the period value ETPS[INTCNT] = ETPS[INTPRD].</p> <p>00 No events have occurred.</p> <p>01 1 event has occurred.</p> <p>10 2 events have occurred.</p> <p>11 3 events have occurred.</p>
1-0	INTPRD		<p>ePWM Interrupt (EPWMx_INT) Period Select</p> <p>These bits determine how many selected ETSSEL[INTSEL] events need to occur before an interrupt is generated. To be generated, the interrupt must be enabled (ETSEL[INT] = 1). If the interrupt status flag is set from a previous interrupt (ETFLG[INT] = 1) then no interrupt will be generated until the flag is cleared via the ETCLR[INT] bit. This allows for one interrupt to be pending while another is still being serviced. Once the interrupt is generated, the ETPS[INTCNT] bits will automatically be cleared.</p> <p>Writing a INTPRD value that is the same as the current counter value will trigger an interrupt if it is enabled and the status flag is clear.</p> <p>Writing a INTPRD value that is less than the current counter value will result in an undefined state.</p> <p>If a counter event occurs at the same instant as a new zero or non-zero INTPRD value is written, the counter is incremented.</p> <p>00 Disable the interrupt event counter. No interrupt will be generated and ETFRC[INT] is ignored.</p> <p>01 Generate an interrupt on the first event INTCNT = 01 (first event)</p> <p>10 Generate interrupt on ETPS[INTCNT] = 1,0 (second event)</p> <p>11 Generate interrupt on ETPS[INTCNT] = 1,1 (third event)</p>

### 19.4.8.3 Event-Trigger Flag Register (ETFLG)

**Figure 19-98. Event-Trigger Flag Register (ETFLG) [offset = 0x34]**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-57. Event-Trigger Flag Register (ETFLG) Field Descriptions**

Bits	Name	Value	Description
15-4	Reserved		Reserved
3	SOCB	0 1	Latched ePWM ADC Start-of-Conversion B (EPWMxSOCB) Status Flag Indicates no EPWMxSOCB event occurred Indicates that a start of conversion pulse was generated on EPWMxSOCB. The EPWMxSOCB output will continue to be generated even if the flag bit is set.
2	SOCA	0 1	Latched ePWM ADC Start-of-Conversion A (EPWMxSOCA) Status Flag Unlike the ETFLG[INT] flag, the EPWMxSOCA output will continue to pulse even if the flag bit is set. Indicates no event occurred Indicates that a start of conversion pulse was generated on EPWMxSOCA. The EPWMxSOCA output will continue to be generated even if the flag bit is set.
1	Reserved		Reserved
0	INT	0 1	Latched ePWM Interrupt (EPWMx_INT) Status Flag Indicates no event occurred Indicates that an ePWMx interrupt (EPWMx_INT) was generated. No further interrupts will be generated until the flag bit is cleared. Up to one interrupt can be pending while the ETFLG[INT] bit is still set. If an interrupt is pending, it will not be generated until after the ETFLG[INT] bit is cleared. Refer to <a href="#">Figure 19-41</a> .

#### 19.4.8.4 Event-Trigger Clear Register (ETCLR)

**Figure 19-99. Event-Trigger Clear Register (ETCLR) [offset = 0x3A]**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-58. Event-Trigger Clear Register (ETCLR) Field Descriptions**

Bits	Name	Value	Description
15-4	Reserved		Reserved
3	SOCB	0	ePWM ADC Start-of-Conversion B (EPWMxSOCB) Flag Clear Bit
		1	Writing a 0 has no effect. Always reads back a 0 Clears the ETFLG[SOCB] flag bit
2	SOCA	0	ePWM ADC Start-of-Conversion A (EPWMxSOCA) Flag Clear Bit
		1	Writing a 0 has no effect. Always reads back a 0 Clears the ETFLG[SOCA] flag bit
1	Reserved		Reserved
0	INT	0	ePWM Interrupt (EPWMx_INT) Flag Clear Bit
		1	Writing a 0 has no effect. Always reads back a 0 Clears the ETFLG[INT] flag bit and enable further interrupts pulses to be generated

### 19.4.8.5 Event-Trigger Force Register (ETFRC)

**Figure 19-100. Event-Trigger Force Register (ETFRC) [offset = 0x38]**

15					8						
Reserved											
R-0											
7		4		3		2		1		0	
Reserved				SOCB		SOCA		Reserved		INT	
R-0				R/W-0		R/W-0		R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-59. Event-Trigger Force Register (ETFRC) Field Descriptions**

Bits	Name	Value	Description
15-4	Reserved		Reserved
3	SOCB	0 1	SOCB Force Bit. The SOCB pulse will only be generated if the event is enabled in the ETSEL register. The ETFLG[SOCB] flag bit will be set regardless. Has no effect. Always reads back a 0. Generates a pulse on EPWMxSOCB and sets the SOCBFLG bit. This bit is used for test purposes.
2	SOCA	0 1	SOCA Force Bit. The SOCA pulse will only be generated if the event is enabled in the ETSEL register. The ETFLG[SOCA] flag bit will be set regardless. Writing 0 to this bit will be ignored. Always reads back a 0. Generates a pulse on EPWMxSOCA and set the SOCAFLG bit. This bit is used for test purposes.
1	Reserved	0	Reserved
0	INT	0 1	INT Force Bit. The interrupt will only be generated if the event is enabled in the ETSEL register. The INT flag bit will be set regardless. Writing 0 to this bit will be ignored. Always reads back a 0. Generates an interrupt on EPWMxINT and set the INT flag bit. This bit is used for test purposes.