

EE 577B Fall 2007: Extra Credit Homework #1

Zhiyang Ong

Ming Hsieh Department of Electrical Engineering,

Viterbi School of Engineering,

University of Southern California

Write some stuff here - the abstract,
that is

Categories and Subject Descriptors: VLSI [**Digital IC Design**]: Communication Electronics

General Terms: Error Correction and Detection, Logic Synthesis, Functional Verification

Additional Key Words and Phrases: Error-Correcting Code, Parity-Check Matrix, Generator Matrix, Decoder, Encoder

1. INTRODUCTION

2. GENERATOR MATRIX G AND PARITY CHECK MATRIX H

$$G = \begin{bmatrix} 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix}$$

3. ...

...

Author's addresses: zhiyango@usc.edu

Author's student number: 6004 9194 12

© 2007 University of Southern California. All rights reserved

Do something

This is great [1; 2; 3; 4].

do more stuff

Do something ELSE

ACKNOWLEDGMENTS

We thank Prof. Rashed Z. Bhatti for teaching us about SRAM design. Also, we express gratitude to the following teaching assistants for their advice and help: Ehsan Pakbazbia, Jae Chul Cha, Mahta Haghi, and Youngki Choe. In addition, we appreciate the graders Hwisung Jung and Bhavna Chopra for spending their time to grade our work.

REFERENCES

- Neil H. E. Weste and David Harris. *CMOS VLSI Design: A Circuits and Systems Perspective*. Pearson Education, Boston, MA, third edition, 2005.
- Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolić. *Digital Integrated Circuits: A Design Perspective*. Pearson Education, Upper Saddle River, NJ, second edition, 2003.
- Sung-Mo Kang and Yusuf Leblebici. *CMOS Digital Integrated Circuits: Analysis and Design*. McGraw-Hill, New York, NY, third edition, 2003.
- Ivan Sutherland, Bob Sproull, and David Harris. *Logical Effort: Designing Fast CMOS Circuits*. Morgan Kaufmann, San Francisco, CSA, 1999.

Submitted November 19, 2007, 1200 hrs