JEFFREY GOEDERS

Assistant Professor
Department of Electrical and Computer Engineering
Brigham Young University
450J Engineering Building
Provo, UT 84602

jgoeders@byu.edu github.com/jgoeders 801-422-3499

EDUCATION

2016 The University of British Columbia, Ph.D., Computer Engineering

Advisor: Steve Wilton

Dissertation Title: Techniques for Enabling In-System Observation-based Debug of

High-Level Synthesis Circuits on FPGAs

2012 The University of British Columbia, M.A.Sc., Computer Engineering

Advisor: Steve Wilton

Thesis Title: Power Estimation for Diverse FPGA Architectures

2012 University of Toronto, B.A.Sc. w/ Honors, Computer Engineering

PROFESSIONAL EXPERIENCE

July 2016 to Brigham Young University, Assistant Professor

Present Department of Electrical and Computer Engineering

PUBLICATIONS

Book Chapters

- 1. **Jeffrey Goeders**, Graham M. Holland, Lesley Shannon, and Steven J.E. Wilton, "Systems-on-Chip on FP-GAs", in FPGAs for Software Programmers, Springer, 2016.
- Andrew Canis, Jongsok Choi, Blair Fort, Bain Syrowik, Ruo Long Lian, Yu Ting Chen, Hsuan Hsiao, Jeffrey Goeders, Stephen Brown, and Jason Anderson, "LegUp high-level synthesis", in FPGAs for Software Programmers, Springer, 2016.

Peer-Reviewed Journal Articles

- (Under Review, submitted June 2021) Hayden Cook, Jacob Arscott, Brent George, Tanner Gaskin, Jeffrey Goeders, and Brad Hutchings, "Inducing Non-Uniform FPGA Aging Using Configuration-Based Short Circuits", in ACM Transactions on Reconfigurable Technology and Systems (TRETS), 2021.
- 4. (*Under Review, submitted April 2021*) Eli Cahill, **Jeffrey Goeders**, and Brad Hutchings, "Approaches for FPGA Design Assurance", in ACM Transactions on Reconfigurable Technology and Systems (TRETS), 2021.

- 5. Benjamin James, Michael Wirthlin, and **Jeffrey Goeders**, "Investigating How Software Characteristics Impact the Effectiveness of Automated Software Fault Tolerance", in IEEE Transactions on Nuclear Science (TNS), vol. 68, no. 5, pp. 1014-1022, Apr 2021.
- 6. Al-Shahna Jamal, Eli Cahill, **Jeffrey Goeders**, and Steven JE Wilton, "Fast Turnaround HLS Debugging using Dependency Analysis and Debug Overlays", in ACM Transactions on Reconfigurable Technology and Systems (TRETS), vol. 13, no. 1, pp. 1-26, Feb 2020.
- 7. Benjamin James, Heather Quinn, Michael Wirthlin, and **Jeffrey Goeders**, "Applying Compiler-Automated Software Fault Tolerance to Multiple Processor Platforms", in IEEE Transactions on Nuclear Science (TNS), vol. 67, no. 1, pp. 321-327, Jan 2020.
- 8. Matthew Bohman, Benjamin James, Michael Wirthlin, Heather Quinn, and **Jeffrey Goeders**, "Microcontroller Compiler-Assisted Software Fault Tolerance", in IEEE Transactions on Nuclear Science (TNS), vol. 66, no. 1, pp. 223-232, Jan 2019.
- 9. **Jeffrey Goeders**, and Steven J.E. Wilton, "Signal-Tracing Techniques for In-System FPGA Debugging of High-Level Synthesis Circuits", in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 36, no. 1, pp. 83-96, Jan 2017.
- 10. **Jeffrey Goeders** and Steven J.E. Wilton, "Power Aware Architecture Exploration for Field Programmable Gate Arrays", in Journal of Low Power Electronics (JOLPE), vol. 10, no. 3, pp. 297-312, Sep. 2014.
- 11. Jason Luu, **Jeffrey Goeders**, Michael Wainberg, Andrew Somerville, Thien Yu, Konstantin Nasartschuk, Miad Nasr, Sen Wang, Tim Liu, Nooruddin Ahmed, Kenneth B Kent, Jason Anderson, Jonathan Rose, and Vaughn Betz, "VTR 7.0: Next Generation Architecture and CAD System for FPGAs", in ACM Transactions on Reconfigurable Technology and Systems (TRETS), vol 7, no. 2, pp. 6:1–30, Jul 2014.

Peer-Reviewed International Conference Publications

Note: Conferences which were refereed by abstract, or had acceptance rates close to 100% are not listed in this section. Most relevant conferences in this field are the "4-Fs": Int'l Symposium on Field-Programmable Gate Arrays (FPGA), Int'l Conf. on Field-Programmable Technology (FPT), Int'l Conf. on Field-Programmable Logic and Applications (FPL), Int'l Conf. on Field-Config. Custom Computing Machines (FCCM). Acceptance rates for these conferences are regularly below 30%.

- 12. Benjamin James, and **Jeffrey Goeders**, "Automated Software Compiler Techniques to Provide Fault Tolerance for Real-Time Operating Systems", in Design, Automation and Test in Europe Conference (DATE), Feb 2021.
- 13. Tanner Gaskin, Hayden Cook, Wesley Stirk, Robert Lucas, **Jeffrey Goeders**, and Brad Hutchings, "Using Novel Configuration Techniques for Accelerated FPGA Aging", in International Conference on Field-Programmable Logic and Applications (FPL), Aug 2020.
- 14. Matthew Ashcraft and **Jeffrey Goeders**, "Synchronizing On-Chip Software and Hardware Traces for HLS-Accelerated Programs", in International Conference on Field Programmable Technology (FPT), Dec 2019.
- 15. Wesley Stirk and **Jeffrey Goeders**, "Implementation and Design Space Exploration of a Turbo Decoder in High-Level Synthesis", in International Conference on Reconfigurable Computing and FPGAs (ReConFig), Dec 2019.
- 16. Daniel Holanda Noronha, Ruizhe Zhao, Zhiqiang Que, Jeffrey Goeders, Wayne Luk and Steve Wilton, "An Overlay for Rapid FPGA Debug of Machine Learning Applications", in International Conference on Field Programmable Technology (FPT), Dec 2019.

- 17. Daniel Holanda Noronha, Ruizhe Zhao, **Jeffrey Goeders**, Wayne Luk, and Steven J.E. Wilton, "On-chip FPGA Debug Instrumentation for Machine Learning Applications", in International Symposium on Field-Programmable Gate Arrays (FPGA), pp. 110-115, Feb 2019.
- 18. Matthew Ashcraft and **Jeffrey Goeders**, "Unified On-Chip Software and Hardware Debug for HLS-Accelerated Programs", in International Conference on Field Programmable Technology (FPT), pp. 354-357, Dec 2018.
- Al-Shahna Jamal, Jeffrey Goeders and Steve Wilton, "An FPGA Overlay Architecture Supporting Rapid Implementation of Functional Changes during On-Chip Debug", in International Conference on Field Programmable Logic and Applications (FPL), Aug 2018.
- 20. **Jeffrey Goeders**, Tanner Gaskin, and Brad Hutchings, "Demand Driven Assembly of FPGA Configurations Using Partial Reconfiguration, Ubuntu Linux, and PYNQ", in International Symposium on Field-Programmable Custom Computing Machines (FCCM), May 2018.
- 21. Al-Shahna Jamal, **Jeffrey Goeders**, and Steven J.E. Wilton, "Architecture Exploration for HLS-Oriented FPGA Debug Overlays", in International Symposium on Field-Programmable Gate Arrays (FPGA), Feb 2018.
- 22. Pavan Kumar Bussa, **Jeffrey Goeders**, and Steven JE Wilton, "Accelerating in-system FPGA debug of high-level synthesis circuits using incremental compilation techniques", in International Conference on Field Programmable Logic and Applications (FPL), Sep 2017.
- 23. **Jeffrey Goeders**, "Enabling Long Debug Traces of HLS Circuits Using Bandwidth-Limited Off-Chip Storage Devices", in International Symposium on Field-Programmable Custom Computing Machines (FCCM), May 2017.
- 24. **Jeffrey Goeders**, and Steven J.E. Wilton, "Quantifying observability for in-system debug of high-level synthesis circuits", in International Conference on Field Programmable Logic and Applications (FPL), pp. 1–11, Aug 2016.
- 25. **Jeffrey Goeders**, and Steven J.E. Wilton, "Using Round-Robin Tracepoints to Debug Multithreaded HLS Circuits on FPGAs", in International Conference on Field Programmable Technology (FPT), Dec 2015.
- 26. **Jeffrey Goeders**, and Steven J.E. Wilton, "Using Dynamic Signal-Tracing to Debug Compiler-Optimized HLS Circuits on FPGAs", in International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 127–134, May 2015.**Best Paper Award**.
- 27. **Jeffrey Goeders**, and Steven J.E. Wilton, "Effective FPGA Debug for High-Level Synthesis Generated Circuits", in International Conference on Field Programmable Logic and Applications (FPL), pp. 1–8, Sep 2014.
- 28. Eddie Hung, **Jeffrey Goeders**, and Steven J.E. Wilton, "Faster FPGA Debug: Efficiently Coupling Trace Instruments with User Circuitry", in International Symposium on Applied Reconfigurable Computing (ARC), pp. 73–84, Apr 2014.
- 29. **Jeffrey Goeders**, and Steven J.E. Wilton, "VersaPower: Power Estimation for Diverse FPGA Architectures", in International Conference on Field Programmable Technology (FPT), pp. 229–234, Dec 2012.
- 30. Jonathan Rose, Jason Luu, Chi Wai Yu, Opal Densmore, **Jeffrey Goeders**, Andrew Somerville, Kenneth B. Kent, Peter Jamieson, and Jason Anderson, "The VTR Project: Architecture and CAD for FPGAs from Verilog to Routing", in International Symposium on Field Programmable Gate Arrays (FPGA), pp. 77 86, Feb 2012.
- 31. **Jeffrey Goeders**, Guy Lemieux, and Steven J.E. Wilton, "Deterministic Timing-Driven Parallel Placement by Simulated Annealing Using Half-Box Window Decomposition", in International Conference on Reconfigurable Computing and FPGAs (ReConFig), pp. 41–48, Dec 2011.

Peer-Reviewed International Workshop Publications

32. Adam Hastings, Sean Jensen, **Jeffrey Goeders**, and Brad Hutchings, "Using Physical and Functional Comparisons to Assure 3rd-Party IP for Modern FPGAs", in International Verification and Security Workshop (IVSW), Jul 2018.

Peer-Reviewed International Oral Presentations

- 33. Benjamin James, Michael Wirthlin, and **Jeffrey Goeders**, "Understanding How Software Properties Impact the Effectiveness of Automated Software Fault Tolerance", in Nuclear and Space Radiation Effects Conference (NSREC), Dec 2020.
- Benjamin James, Michael Wirthlin, Heather Quinn, and Jeffrey Goeders, "Applying Compiler-Automated Software Fault Tolerance to Multiple Processor Platforms", in Nuclear and Space Radiation Effects Conference (NSREC), Jul 2019.

Peer-Reviewed International Poster Presentations

35. Matthew Bohman, Benjamin James, Michael Wirthlin, Heather Quinn, and **Jeffrey Goeders**, "Microcontroller Compiler-Assisted Software Fault Tolerance", in Nuclear and Space Radiation Effects Conference (NSREC), Jul 2018.

TALKS

Invited Talks

- 1. **Jeffrey Goeders**, "Debug Techniques for Digital Circuits", at University of Waterloo, Ontario, Canada (virtual), July 2021.
- 2. **Jeffrey Goeders**, Tanner Gaskin, and Brad Hutchings, "Demand Driven Assembly of FPGA Configurations Using Partial Reconfiguration, Ubuntu Linux, and PYNQ", at Xilinx Inc., Boulder, CO, May 2018.
- 3. **Jeffrey Goeders**, and Steven J.E. Wilton, "In-System FPGA Debugging of High-Level Synthesis Circuits", at Intel Programmable Solutions Group, Toronto, ON, Canada, Apr 2016.
- 4. **Jeffrey Goeders**, and Steven J.E. Wilton, "Techniques for In-System FPGA Debugging of High-Level Synthesis Circuits", at University of Toronto, Toronto, ON, Canada, Apr 2016.
- 5. **Jeffrey Goeders**, and Steven J.E. Wilton, "Effective FPGA Debug for High-Level Synthesis Generated Circuits", at Xilinx Inc., San Jose, CA, USA, Apr 2015.
- 6. **Jeffrey Goeders**, and Steven J.E. Wilton, "Effective FPGA Debug for High-Level Synthesis Generated Circuits", at Altera Corp., Toronto, ON, Canada, Jan 2015.

Conference Talks

- Jeffrey Goeders, Tanner Gaskin, and Brad Hutchings, "Demand Driven Assembly of FPGA Configurations
 Using Partial Reconfiguration, Ubuntu Linux, and PYNQ", at International Symposium on Field-Programmable
 Custom Computing Machines (FCCM), May 2018.
- 8. **Jeffrey Goeders**, "Enabling Long Debug Traces of HLS Circuits Using Bandwidth-Limited Off-Chip Storage Devices", at International Symposium on Field-Programmable Custom Computing Machines (FCCM), May 2017.
- Jeffrey Goeders, and Steven J.E. Wilton, "Quantifying observability for in-system debug of high-level synthesis circuits", at International Conference on Field Programmable Logic and Applications (FPL), Aug 2016.

- 10. **Jeffrey Goeders**, and Steven J.E. Wilton, "Using Round-Robin Tracepoints to Debug Multithreaded HLS Circuits on FPGAs", at International Conference on Field Programmable Technology (FPT), Dec 2015.
- 11. **Jeffrey Goeders**, and Steven J.E. Wilton, "Using Dynamic Signal-Tracing to Debug Compiler-Optimized HLS Circuits on FPGAs", at International Symposium on Field-Programmable Custom Computing Machines (FCCM), May 2015.
- Jeffrey Goeders, and Steven J.E. Wilton, "Effective FPGA Debug for High-Level Synthesis Generated Circuits", at International Conference on Field Programmable Logic and Applications (FPL), Sep 2014.
- 13. **Jeffrey Goeders**, Guy Lemieux, and Steven J.E. Wilton, "Deterministic Timing-Driven Parallel Placement by Simulated Annealing Using Half-Box Window Decomposition," at International Conference on Reconfigurable Computing and FPGAs (ReConFig)", at , Dec 2011.

Workshop Talks

- 14. **Jeffrey Goeders**, and Brad Hutchings, "Approaches for FPGA Design Assurance", at Military and Aerospace Programmable Logic Devices (MAPLD) Workshop, Aug 2021.
- 15. **Jeffrey Goeders**, and Brad Hutchings, "Assurance of Trusted 3rd-Party IP for Modern FPGAs", at Military and Aerospace Programmable Logic Devices (MAPLD) Workshop, May 2019.
- Adam Hastings, Sean Jensen, Jeffrey Goeders, and Brad Hutchings, "Using Physical and Functional Comparisons to Assure 3rd-Party IP for Modern FPGAs", at International Verification and Security Workshop (IVSW), Jul 2018.
- 17. Matthew Bohman, Benjamin James, Michael Wirthlin, Heather Quinn, and **Jeffrey Goeders**, "Automated Data Flow Protection for Software Fault Tolerance on Microcontrollers", at Silicon Errors in Logic System Effects (SELSE), Apr 2018.
- 18. **Jeffrey Goeders**, and Steven J.E. Wilton, "VersaPower: Power Estimation for Diverse FPGA Architectures", at Cascadia: A joint workshop of UBC, SFU, and UWash on FPGA Research, SFU, Aug 2012.

Artifact Demonstrations

- 19. **Jeffrey Goeders**, Tanner Gaskin, and Brad Hutchings, "Demand Driven Assembly of FPGA Configurations Using Partial Reconfiguration, Ubuntu Linux, and PYNQ", at Xilinx Developer Forum (XDF), Oct 2018.
- 20. **Jeffrey Goeders**, Tanner Gaskin, and Brad Hutchings, "Demand Driven Assembly of FPGA Configurations Using Partial Reconfiguration, Ubuntu Linux, and PYNQ", at International Symposium on Field-Programmable Custom Computing Machines (FCCM), Oct 2018.
- 21. **Jeffrey Goeders**, and Steven J.E. Wilton, "HLS-Scope: Debug Hardware Like it's Software. Effective Source-Level Debugging of High-Level Synthesis Generated Circuits", at Innovation 360: Symposium and Exposition on Micro-Nano Technologies and Systems, Sep 2015.
- 22. **Jeffrey Goeders**, and Steven J.E. Wilton, "HLS-Scope: FPGA Debug for High-Level Synthesis", at International Symposium on Field-Programmable Custom Computing Machines (FCCM), May 2015.
- 23. **Jeffrey Goeders**, and Steven J.E. Wilton, "HLS-Scope: FPGA Debug for High-Level Synthesis", at International Symposium on Field-Programmable Custom Computing Machines (FCCM), May 2014.

TEACHING EXPERIENCE

Instructor

- ECEN 220: Fundamentals of Digital Systems (Spring 2019, Fall 2019)
- ECEN 330: Intro to Embedded Systems Programming (Fall 2016, Fall 2017, Fall 2018, Spring 2020, Fall 2020, Spring 2021, Fall 2021)
- ECEN 427: Embedded Systems (Fall 2021)
- ECEN 522R: High-Level Digital Design Automation (Winter 2017)
- ECEN 625: Compilation Strategies for High-Performance Programs (Winter 2019, Winter 2021)
- ECEN 629: Reconfigurable Computing Systems (Winter 2018, Winter 2020)

Teaching Assistant

- **EECE 381**: Computer Systems Design Studio (7 appointments)
- EECE 465: Microcomputer Systems Design (1 appointment)
- EECE 353: Digital Systems Design (3 appointments)
- EECE 259: Introduction to Microcomputers (2 appointments)

SERVICE

2020 TPCs: IPSN, WoWMoM (publicity co-chair); Reviewer: Transactions on Mobile Computing

GRANTS

Sep. 2020 to Spectrum Sharing Via Interference-resilient Passive Receivers and Passive-

aware Active Services

August 2023 NSF, \$258,000

Principal Investigator: Karl Warnick Co-Investigators: Philip Lundrigan

July 2019 to Mongolian Ger Air Quality Measurement and Analysis

April 2020 Deseret International Charities, \$15,250 *Principal Investigator:* Philip Lundrigan

March 2019 to Self-Sustainable Air Quality Sensor

March 2020 Ira A. Fulton College of Engineering, \$12,500

Principal Investigator: Philip Lundrigan

September 2018 PRISMS Informatics Platform - Federated Integration Architecture

to

May 2020 NIH, \$21,208

Principal Investigator: Philip Lundrigan

PROFESSIONAL EXPERIENCE

May 2015 to Network Scientist Intern, Raytheon BBN Technologies

August 2015 Worked on DARPA's Squad X project, designing an architecture for flexible distribution of content and information. Using ns3, built a framework to measure effective-

ness of various content distribution approaches.

May 2014 to Network Scientist Intern, Raytheon BBN Technologies

August 2014 Worked on DARPA's Content-Based Mobile Edge Net

Worked on DARPA's Content-Based Mobile Edge Networking (CBMEN) project using Android phones. Improved, measured, and tested the design of the basic ad hoc networking functionality. Thoroughly studied the benefits of using asynchronous I/O compared to synchronous I/O for all network communication. Developed new method for managing multiple TCP connections with neighboring nodes. Built Android application and deployed on 15 devices in the field to measure the improvements. Collaborated closely with three other researchers to improve various components of the system.

July 2013 to Wireless Researcher, Xandem Technology

January 2014 Built system for fall detection and localization using wireless sensor network for el-

derly care. Lead development of small team to implemented real-time room-level localization algorithm using machine learning. Worked with raw wireless data to develop features for machine learning algorithm. Conducted experiments to evaluate and measure the accuracy of localization algorithm.

April 2012 to Software Engineering Intern, Ancestry.com

August 2012 Researched an alternative way to store and search large amounts of data using

Apache Solr. Built testing framework to compare storage alternatives. Built a new wiki system for the development team to use.

OPEN SOURCE PROJECTS

2016 Duplicate Image Finder

Using perspective hashing, I built a tool that detects duplicate images in photo libraries. It has over 100 stars on GitHub and I have worked with contributors to make the project better.

2015 Home Assistant

Core contributor to open source home automation hub software. Allows for different third party home automation systems to be integrated easily and controlled from a centralized location.