DSLX

- 1. Update the mul4 function below to use the <u>DSLX standard library</u> functions to implement a 4-bit multiplier (don't forget the std:: prefix).
- 2. Generate the verilog for the design.
- 3. Run the OpenLane flow up until synthesis.
- 4. Observe the change in the complexity of the graph.
- 5. Compare to the results w/ the previous adder design.

```
%%bash -c 'cat > user module.x; interpreter main user module.x'
import std
fn mul4(a: u4, b: u4) -> u8 {
  u8:0 // TODO(YOU) implement mul4
}
fn user module(io in: u8) -> u8 {
  mul4(io in[0:4], io in[4:8]) as u8
#[test]
fn test() {
  let = assert eq(mul4(u4:8, u4:8), u8:64);
  let = assert eq(user module(u8:0b1000 1000), u8:0b0100 0000);
```