


# Université d'Ottawa • University of Ottawa SCHOOL OF INFORMATION TECHNOLOGY AND ENGINEERING

 COURSE:
 CEG3131
 PROFESSOR:
 Gilbert Arbez

 SEMESTER:
 Fall 2009
 DATE:
 October 24, 2009

 TIME:
 13h00 – 14h30



NAME and STUDENT NUMBER: /
----------------------------

#### **Instructions:**

- Answer ALL questions on the questionnaire.
- This is a close-book examination.
- Use the provided space to answer the following questions. If more space is needed, use the back of the page.
- Show all your calculations to obtain full marks.
- Calculators are allowed.
- Read all the questions carefully before you start.
- You may detach pages 8 to 12.

1. There are three (3) parts in this examination.

Part 1	Short Answer	18 marks	
Part 2	Theory	10 marks	
Part 3	Application	22 marks	
Total		50 marks	

# Part 1a – Short Answer Questions (2 points per question – total 10 points)

Answer questions 1 to 5 given that the state of the memory and CPU contents shown on page 8. The diagram represents the initial conditions for each question.

	the memory location affected by the following instructions\$2509 the location after the instructions have been executed\$9A loads from \$2508 into A \$5D, %0101 1101 AND \$47 from \$2509 \$5D = \$45, %0100 0101 changes contents of A to %0110 0101 complements contents of A to produce %1001 1010 Stores contents of A, \$9A into address \$2509									
LDAA 2,-X	D register after the execution of the following 2 instructions8547 pre-decrements X by 2 to \$2506, loads \$85 into A (from address \$2506 in register X),									
LDAB 3, X	computes effective address as \$2506+3=\$2509, and loads \$47 into B using this EA.									
3) Consider the following LDAB \$2500 CMPB 0,Y BGT NEXT	ng instructions:  loads into B the value \$F5 (from address \$2500)  subtracts \$B3 (found at address \$2510 in Y) from \$F5.									
\$B3 (-61). BLT treats CMPB instruction?\$  4) Given that 16-bit uns	NEXT LDAA \$CC Will the instruction BLT branch to NEXT? Yes, since \$F5 (-9) is larger (less negative) than \$B3 (-61). BLT treats numbers as signed. What will be the contents of the register B after the CMPB instruction?\$F5  4) Given that 16-bit unsigned integers are stored at addresses NUMERATOR and									
*	INATOR									
5) Consider the following OFFSET 0 LCL VAR1 DS.B 6	ng instructions									
LCL_VAR2 DS.B 1										
LEAS 2,X LDD 0,X	changes the value of the S to 2+\$2508 (contents of S) to \$250A loads register D with contents at address \$2508, which is \$5D47									

## Part 1b – Short Answer Questions (total 8 points)

1) (5 points) Translate the following short C program into assembler. Use the stack to exchange ALL parameters and the result (assume *int*'s take 2 bytes of storage, and *byte*'s take 1 byte of storage). Ensure that the registers used by the subroutine are not changed after the subroutine has executed. Define the stack usage using the OFFSET directive and labels as offsets into the stack.

```
Function: addInts
Description: Adds two 8-bit integers.
----*/
int addInts(byte val1, byte val2)
  int sum;
  sum = val1 + val2;
  return(sum);
;-----Assembler Code-----
; Subroutine - addInts
; Parameters - val1 - on stack
               val2 - on stack
; Results sum - on stack
; Description: Adds two integers.
; Stack usage:
      OFFSET 0
         DS.W 1 ; preserve Register D
         DS.W 1 ; return address
ADI_SUM DS.W 1 ; sum and return value
ADI_VAL1 DS.B 1 ; byte val1
ADI_VAL2 DS.B 1 ; byte val2
addInts: PSHD ; preserve acc D
         CLRA
         LDAB ADI_VAL1,SP
         ADDB ADI_VAL2,SP
         ADCA #00
         STD ADI_SUM, SP
         PULD
         RTS
          ocnool of information reclinology and Engineering, Oniversity of Ottawa, I all 2007
```

# 2) (3 points) Complete the translation of the C function to Assembler code.


```
Function: addByteArray
Parameters: arrPt - pointer to array
           num - number of elements
                to sum
Description: Adds the contents of
           an integer array.
Assumption: array contains at
           least one element.
----*/
int addByteArray(byte *arrPt,
               byte num)
  int sum;
  sum=0;
  do
     sum=sum+*arrPt++;
    num--;
  }while(num != 0);
  return(sum);
```


```
;-----Assembler Code-----
; Subroutine - addArr
; Parameters - arrPt - register X
             num - register Y
; Results: sum - register D
; Description: Adds contents of an integer
              array.
addByteArray: PSHX
             PSHY; preserve Registers
             LDD #0 ; sum=0;
             ADDB 1,X+; sum=sum+*arrPt++;
loop
             ADCA #0
             DEY
             BNE loop
             PULY ; restore registers
             PULX
             RTS
```

## Part 2 Theory (total 10 points)

(10 points) Modular design provides the means of separating the tasks of any project into manageable pieces. Each of the modules in a project is typically stored in a separate assembler file. Although this does help facilitate the development of a software project, it produces a challenge – how to collect the executable code, constant global data and variable global data from each module into separate sections of software where code and constant data are store in Read Only Memory (these sections follow one another) and the variable global data is stored in RAM.

Describe how assembler directives, such as ORG, SECTION, SWITCH available in MiniIDE, can be used to perform this organization of software sections.





Directive SECTION – defines the start of a section.

Directive ORG – sets the location counter of a section.

The above two directives can be used to define sections and their locations in memory. Directive SWITCH – changes section, such that any subsequent assembly instructions (including storage instruction such as DS) are placed in the section.

Note: Absolute addresses are defined only on the second pass and thus ENDCODE which defines the location of the global data is place after all code assembly and consequently places the global constant data section after the code section.

- ENDCODE value can change when code changes when source code is re-assembled.

## Part 3 – Application Question (total 22 points)

The C standard library provides a function to concantenate two strings:

```
char *strcat(char *str1, char *str2)
```

A *string* of characters terminated with a null character is stored in the memory starting at address found in the pointer variable *str1* and a second string at address found in the pointer variable *str2*. Develop a structured assembly subroutine that concantenates the contents pointed to by *str2* to the end of the contents in string *str1*. The function returns the address of string *str1* (that is the address received by the *str1* variable). Assume single byte ASCII characters.


- 1. First provide a <u>C function</u> that illustrates the design of the subroutine (or functions/subroutines you may use additional functions/subroutines to provide a solution).
- 2. Then translate the C functions to <u>assembler code to subroutine(s)</u>. Do not forget to comment your code.


## Design (C program and description):

#### **Assembler Source Code:**

```
; Subroutine: char* strcat(char *str1, char *str2)
; Parameters
        str1 - address of first string - on stack
        str2 - address of second string to append to first string
               on stack and reg Y
; Returns
       str1 - pointer to concatenated string, str1 - on stack
; Local Variables
       pt - register X
; Description: appends the second string to the first string.
; Stack Usage:
        OFFSET 0
SCAT_PRB DS.B 1 // preserve B SCAT_PRX DS.W 1 // preserve X SCAT_RA DS.W 1 // return address
SCAT_STR1 DS.W 1 // address of first string
SCAT STR2 DS.W 1 // address of second string
SCAT_RET DS.W 1 // address of return value
strcat: pshx
                ; preserve registers
        pshy
        ldx SCAT_STR1,SP ; get address of first string
        jsr $findEnd ; x points to end, i.e. pt
        ldy SCAT_STR2,SP ; y points to str2
scat_loop:
        tst 0,Y; (*str2 == 0)
        beg scat_endwhile ; exit loop if true
        movb 1, Y+, 1, X+; *pt++ = *str2++;
        bra scat_loop
scat_endwhile:
        movb 0,Y,0,X ; *pt = *str2 // nul char
               ; restore registers
        puly
        pulx
        rts
; Subroutine: char *findEnd(str)
; Parameters
        str - address to a string - x
; Returns
        adr - points to end of string in x
; Description: Finds the end of the string (nul char) and returns its address.
; Stack usage:
FEND_PRX DS.2
               ; preserve X
FEND_RA DS.W 1; 0 return address
findEnd: pshx
                        ; preserve b
fend_loop:
        tst 0,x
                         ; (*pt == 0)
        beq fend_while ; yes exit loop
        inx
                         ; pt++
        bra fend_loop
fend_endwhile:
        pulx
                         ; restore b
        rts
```

# **CPU and Memory for Part 1**





Memory

All values shown are hexadecimal.

# 68HC12 INSTRUCTION LIST (reduced)

## **Loads, Stores, and Transfers**

Function	Mnemonic	IMM	DIR	EXT	IDX	[IDX]	INH	Operation
Clear Memory Byte	CLR			Χ	Χ	Χ		m(ea) <= 0
Clear Accumulator A (B)	CLRA (B)						Χ	A <= 0
Load Accumulator A (B)	LDAA (B)	Χ	Χ	Χ	Χ	Χ		A <= [m(ea)]
Load Double Accumulator D	LDD	Χ	Χ	Χ	Χ	Χ		D <= [m(ea, ea+1)]
Load Effective Address into SP (X or Y)	LEAS (A,B)							SP <= ea
Store Accumulator A (B)	STAA (B)	Χ	Χ	Χ	Χ	Χ		m(ea) <= (A)
Store Double Accumulator D	STD	Χ	Χ	Χ	Χ	Χ		m(ea, ea+1) <= D
Transfer A to B	TAB						Χ	B <= (A)
Transfer A to CCR	TAP						Χ	CCR <= (A)
Transfer B to A	TBA						Χ	A <= B
Transfer CCR to A	TPA						Χ	A <= (CCR)
Exchange D with X (Y)	XGDX						Χ	D <=> (X )
Pull A (B) from Stack	PULA(B)						Χ	$A \le [m(SP)], SP \le (SP)+1$
Push A (B) onto Stack	PSHA(B)						Χ	SP <= (SP)-1, m(SP) <= A

## **Arithmetic Operations**

Function	Mnemonic	IMM	DIR	EXT	IDX	[IDX]	INH	Operation
Add Accumulators	ABA						Χ	A <= (A) + (B)
Add with Carry to A (B)	ADCA (B)	Χ	Χ	Χ	Χ	Χ		$A \le (A) + [m(ea)] + (C)$
Add Memory to A (B)	ADDA (B)	Χ	Χ	Χ	Χ	Χ		$A \le (A) + [m(ea)]$
Add Memory to D (16 Bit)	ADDD	Χ	Χ	Χ	Χ	Χ		$D \le (D) + [m(ea,ea+1)]$
Decrement Memory Byte	DEC			Χ	Χ	Χ		$m(ea) \le [m(ea)] - 1$
Decrement Accumulator A (B)	DECA (B)						Χ	A <= (A) – 1
Increment Memory Byte	INC			Χ	Χ	Χ		$m(ea) \le [m(ea)] + 1$
Increment Accumulator A (B)	INCA (B)						Χ	A <= (A) + 1
Subtract with Carry from A (B)	SBCA (B)	Χ	Χ	Χ	Χ	Χ		$A \le (A) - [m(ea)] - C$
Subtract Memory from A (B)	SUBA (B)	Χ	Χ	Χ	Χ	Χ		$A \le (A) - [m(ea)]$
Subtract Memory from D (16 Bit)	SUBD	Χ	Χ	Χ	Χ	Χ		D <= (D) - [m(ea,ea+1)]
Multiply (byte, unsigned)	MUL						Χ	D <= (A) x (B)
Multiply word, unsigned (signed)	EMUL(S)						Χ	$Y:D \leq (D) \times (Y)$
Unsigned (signed) 32 by 16 divide	EDIV(S)						Χ	$X \le (Y:D) / (X), Y \le quotient, D \le remainder$
Fractional Divide (D < X)	FDIV						Χ	X <= (D) /.(X), D <= remainder
Integer Divide (unsigned)	IDIV						Χ	$X \le (D) / (X), D \le remainder$

## **Logical Operations**

Function	Mnemonic	IMM	DIR	EXT	IDX	[IDX]	INH	Operation
AND A (B) with Memory	ANDA (B)	Χ	Χ	Χ	Χ	Χ		A <= A • [m(ea)]
Bit(s) Test A (B) with Memory	BITA (B)	Χ	Χ	Χ	Χ	Χ		A • [m(ea)]
One's Complement Memory Byte	COM			Χ	Χ	Χ		m(ea) <= [/m(ea)]
One's Complement A (B)	COMA (B)						Χ	A <= /A
OR A (B) with Memory (Exclusive)	EORA (B)	Χ	Х	Χ	Χ	Χ		$A \leq A \oplus [m(ea)]$
OR A (B) with Memory (Inclusive)	ORAA (B)	Χ	Χ	Χ	Χ	Χ		A <= A + [m(ea)]

### **Shift and Rotate**

Function	Mnemonic	IMM	DIR	EXT	IDX	[IDX]	INH	Operation
Arithmetic/Logical Shift Left Memory	ASL/LSL			Χ	Χ	Χ		<b>□4</b> -□□□□□+□
Arithmetic/Logical Shift Left A (B)	ASLA(B)						Χ	C 67 60
Arithmetic/Logical Shift Left Double	ASLD/LSLD						Х	C b7 A b0 b7 B b0
Arithmetic Shift Right Memory	ASR			Χ	Χ	Χ		
Arithmetic Shift Right A (B)	ASRA(B)						Χ	167 b0 C
Logical Shift Right A (B)	LSRA(B)						Χ	0-
Logical Shift Right Memory	LSR			Χ	Χ	Χ		b7 b0 C
Logical Shift Right D	LSRD						Χ	0-17 A 100 b7 B 100 C
Rotate Left Memory	ROL			Χ	Χ	Χ		
Rotate Left A (B)	ROLA(B)						Χ	C 67 60
Rotate Right A (B)	RORA(B)						Χ	[
Rotate Right Memory	ROR			Χ	Χ	Χ		b7 b0 C

## **Compare & Test**

Function	Mnemonic	IMM	DIR	EXT	IDX	[IDX]	INH	Operation
Compare A to B	CBA						Χ	(A)-(B)
Compare A (B) to Memory	CMPA (B)	Χ	Χ	Χ	Χ	Χ		(A) - [m(ea)]
Compare D to Memory (16 Bit)	CPD	Χ	Χ	Χ	Χ	Χ		(D) - [m(ea,ea+1)]
Compare SP to Memory (16 Bit)	CPS	Χ	Χ	Χ	Χ	Χ		(SP) - [m(ea,ea+1)]
Compare X (Y) to Memory (16 Bit)	CPX	Χ	Χ	Χ	Χ	Χ		(X) - [m(ea,ea+1)]
Test memory for 0 or minus	TST			Χ	Χ	Χ		m(ea) - 0
Test A (B) for 0 or minus	TSTA (B)					,	Χ	(A)-0

### **Short Branches**

Function	Mnemonic	REL	DIR	IDX	[IDX]	PC <= ea if
Branch ALWAYS	BRA	Χ				
Branch if Carry Clear	BCC	Χ				C = 0 ?
Branch if Carry Set	BCS	Χ				C = 1 ?
Branch if Equal Zero	BEQ	Χ				Z = 1 ?
Branch if Not Equal	BNE	Χ				Z = 0 ?
Branch if Minus	BMI	Χ				N = 1 ?
Branch if Plus	BPL	Χ				N = 0 ?
Branch if Bit(s) Clear in Memory Byte	BRCLR		Χ	Χ		[m(ea)]•mask=0
Branch if Bit(s) Set in Memory Byte	BRSET		Χ	Χ		[/m(ea)]•mask=0
Branch if Overflow Clear	BVC	Χ				V = 0 ?
Branch if Overflow Set	BVS	Χ				V = 1 ?
Branch if Greater Than	BGT	Χ				Signed >
Branch if Greater Than or Equal	BGE	Χ				Signed ≥
Branch if Less Than or Equal	BLE	Χ				Signed ≤
Branch if Less Than	BLT	Χ				Signed <
Branch if Higher	BHI	Χ				Unsigned >
Branch if Higher or Same (same as BCC)	BHS	Χ				Unsigned ≥
Branch if Lower or Same	BLS	Χ				Unsigned ≤
Branch if Lower (same as BCS)	BLO	Χ				Unsigned <
Branch Never	BRN	Χ				3-cycle NOP

**Long branch** mnemonic = L + Short branch mnemonic, e.g.: BRA  $\rightarrow L$ BRA

**Loop Primitive Instructions** (counter ctr = A, B, or D)

Function	Mnemonic	REL	DIR	EXT	IDX	[IDX]	INH	Operation
Decrement counter & branch if =0	DBEQ	Χ						ctr <= (ctr)-1, if (ctr)=0 => PC <= ea
Decrement counter & branch if $\neq 0$	DBNE	Χ						ctr <= (ctr)-1, if (ctr) ≠0 => PC <= ea
Increment counter & branch if =0	IBEQ	Χ						ctr <= (ctr)+1, if (ctr)=0 => PC <= ea
Increment counter & branch if $\neq 0$	IBNE	Χ						ctr <= (ctr)+1, if (ctr) ≠0 => PC <= ea
Test counter & branch if =0	DBEQ	Χ						if (ctr)=0 => PC <= ea

#### **Subroutine Calls and Returns**

Function	Mnemonic	REL	DIR	EXT	IDX	[IDX]	INH	Operation
Branch to Subroutine	BSR	Χ						SP <= (SP)-2, m(SP) <= (PC), PC <= ea
Jump to Subroutine	JSR		Χ	Χ	Χ	Χ		SP <= (SP)-2, m(SP) <= (PC), PC <= ea
CALL a Subroutine (expanded memory)	CALL		Х	Х	Х	Χ		SP <= (SP)-2, m(SP) <= (PC), PC <= ea SP <= (SP)-1, m(SP) <= (PPG), PC <= pg
Return from Subroutine	RTS						Χ	PC <= [m(SP)], SP <= (SP)+2
Return from call	RTC						Χ	PPG <= [m(SP)], SP <= (SP)+1, PC <= [m(SP)], SP <= (SP)+2

Function	Mnemonic	DIR	EXT	IDX	[IDX]	INH	Operation
Jump	JMP	Χ	Х	Χ	Χ		PC <= ea

The **jump** instruction allows control to be passed to any address in the 64-Kbyte memory map.

#### **Stack and Index Register Instructions**

Function	Mnemonic	IMM	DIR	EXT	IDX	[IDX]	INH	Operation
Decrement Index Register X (Y)	DEX (Y)						Χ	X <= (X) - 1
Increment Index Register X (Y)	INX (Y)						Χ	X <= (X) + 1
Load Index Register X (Y)	LDX(Y)	Χ	Χ	Χ	Χ	Χ		$X \le [m(ea, ea+1)]$
Pull X (Y) from Stack	PULX						Χ	X <= [m(SP,SP+1)] SP <= (SP) + 2
Push X (Y) onto Stack	PSHX (Y)						Χ	m(SP,SP+1) <= (X) SP <= (SP) - 2
Store Index Register X (Y)	STX (X)	Χ	Χ	Χ	Χ	Χ		m(ea,ea+1) <= X
Add Accumulator B to X (Y)	ABX (Y)						Χ	$X \le (X) + (B)$
Decrement Stack Pointer	DES						Χ	SP <= (SP) - 1
Increment Stack Pointer	INS						Χ	SP <= (SP) + 1
Load Stack Pointer	LDS	Χ	Χ	Χ	Χ	Χ		SP <= [m(ea,ea+1)]
Store Stack Pointer	STS	Χ	Χ	Χ	Χ	Χ		m(ea,ea+1) <= (SP)
Transfer SP to X (Y)	TSX (Y)						Χ	X <= (SP)
Transfer X (Y) to SP	TXS (Y)						Χ	SP <= (X)
Exchange D with X (Y)	XGDX (Y)						Χ	(D) <=> (X)

Function	Mnemonic	INH	Operation
Return from Interrupt	RTI	X	$ \begin{split} (M_{(SP)}) &\Rightarrow CCR; (SP) + \$0001 \Rightarrow SP \\ (M_{(SP)} : M_{(SP+1)}) &\Rightarrow B : A; (SP) + \$0002 \Rightarrow S \\ [M_{(SP)} : M_{(SP+1)}) &\Rightarrow X_H : X_L; (SP) + \$0004 \Rightarrow S \\ (M_{(SP)} : M_{(SP+1)}) &\Rightarrow PC_H : PC_L; (SP) + \$0002 \Rightarrow S \\ [M_{(SP)} : M_{(SP+1)}) &\Rightarrow Y_H : Y_L; (SP) + \$0004 \Rightarrow S \\ \end{split} $
Software Interrupt	SWI	X	
Wait for Interrupt	WAI	X	

### **Interrupt Handling**

The software interrupt (SWI) instruction is similar to a JSR instruction, except the contents of all working CPU registers are saved on the stack rather than just the return address. SWI is unusual in that it is requested by the software program as opposed to other interrupts that are requested asynchronously to the executing program.