


NOT



$\text{out} = \neg \text{in}$ [in logic]


$= \overline{\text{in}}$ [in logic]

$= \sim \text{in}$ [in C]

$\leq \text{not}(\text{in})$ [in vhdl]

in	out
1	0
0	1

AND




$\text{out} = \text{a} \& \text{b}$ [in logic, C]

$\leq \text{a and b}$ [in VHDL]

a	b	out
0	0	0
0	1	0
1	0	0
1	1	1

OR




$\text{out} = \text{a} | \text{b}$ [in logic, C]

$\leq \text{a or b}$ [in VHDL]

a	b	out
0	0	0
0	1	1
1	0	1
1	1	1

XOR



$\text{out} = \text{a} \oplus \text{b}$ [in logic]

$= \text{a} \wedge \text{b}$ [in C]

$\leq \text{a xor b}$ [in VHDL]

a	b	out
0	0	0
0	1	1
1	0	1
1	1	0