| $a = \neg(a)$ | [logic notation] |
|---------------------------|------------------|
| 'This statement is a lie' | [English] |
| | [Circuit] |
| a <= not(a) | [VHDL] |