


# EL318: Lecture 4-1

## Superscalar processing (Instruction level parallelism)

With thanks to Srinivas Devadas at MIT and his course *Computation Structures*

## Data Dependence Graph

$$\begin{aligned}P &= (X + Y) * (X - Y) \\Q &= Z - W \\T &= P + Q\end{aligned}$$




## ***Compiled Assembly Code***

*LD(r31, X, r1)*  
*LD(r31, Y, r2)*  
*ADD(r1, r2, r3)*  
*SUB(r1, r2, r4)*  
*MUL(r3, r4, r5)*  
*ST(r5, P, r31)*  
*LD(r31, Z, r6)*  
*LD(r31, W, r7)*  
*SUB(r6, r7, r8)*  
*ST(r8, Q, r31)*  
*ADD(r5, r8, r9)*  
*ST(r9, T, r31)*

**Compiler selects a total order**

**Does it matter what total order  
is selected?**


## Load Bypass Paths



Even with full bypassing we need \_\_\_\_\_ cycle(s) of stalling between *LD(r31, Y, r2)* and *ADD(r1, r2, r3)*

## Avoiding Stalls

### Stalls

<i>LD(r31, X, r1)</i>		<i>LD(r31, X, r1)</i>
<i>LD(r31, Y, r2)</i>		<i>LD(r31, Y, r2)</i>
<i>ADD(r1, r2, r3)</i>		<i>LD(r31, Z, r6)</i>
<i>SUB(r1, r2, r4)</i>		<i>LD(r31, W, r7)</i>
<i>MUL(r3, r4, r5)</i>		<i>ADD(r1, r2, r3)</i>
<i>ST(r5, P, r31)</i>		<i>SUB(r1, r2, r4)</i>
<i>LD(r31, Z, r6)</i>		<i>MUL(r3, r4, r5)</i>
<i>LD(r31, W, r7)</i>		<i>SUB(r6, r7, r8)</i>
<i>SUB(r6, r7, r8)</i>		<i>ST(r5, P, r31)</i>
<i>ST(r8, Q, r31)</i>		<i>ADD(r5, r8, r9)</i>
<i>ADD(r5, r8, r9)</i>		<i>ST(r8, Q, r31)</i>
<i>ST(r9, T, r31)</i>		<i>ST(r9, T, r31)</i>

Average CPI = \_\_\_\_\_

Average CPI = \_\_\_\_\_

**Finding the best ordering of instructions to minimize (or avoid) stalls is a scheduling problem**

## Instruction-Level Parallelism

- Suppose we had a machine which could execute lots of instructions per cycle, limited only by data dependences




Average CPI = 5/12

- No load or store stall cycles gives us an idealized parallelism profile

## Accounting for Load Latency


- **Assume 1 stall cycle for loads**



**Average CPI = 6/12**

- **We cannot complete in fewer than 6 steps**

## **Realizing $CPI < 1.0$**




**All require instruction-level parallelism**



# VLIW Architecture




- Examples are **Multiflow, i860**  
and iA64 Itanium/McKinley/Montecito




- Compiler statically combines instructions such that data dependences are obeyed


# IA-64 Instruction Format



(a) IA-64 bundle



(b) General IA-64 instruction format




(c) Typical IA-64 instruction format

PR = Predicate register

GR = General or floating-point register

## ***Superscalar Architecture***


- Examples are **SuperSparc**, **IBM Power**



- Hardware dynamically combines instructions such that data dependences are obeyed

## ***Superpipelined Architecture***

- Example is **MIPS R4000**
- Just a fancy name for **> 4 deep pipelines**
  - Run clock faster




- **Number of load stall cycles = 4.**

## ***Architecture Characteristics***

**Backward compatibility means old  
(serial) machine COMPILED code  
can run on new (parallel) machine**

	<u>Hardware Complexity</u>	<u>Backward Compatible</u>
<b>VLIW</b>	Medium	_____.
<b>Superscalar</b>	High	_____.
<b>Superpipelined</b>	Low	_____.


## Branches



Branch penalty in terms of instructions increases as machine parallelism increases

## Speculative Execution

- Statistically avoid branch delay slots by guessing which way it will go, and then execute *Expr2* or *Expr3* speculatively



- Must be able to undo *Expr2* if we find that *cond* was false!

## ***Implementation***

