

ELEC3020: Lecture 1-1

Introduction

- 1.1 Why study Computer Architecture?
- 1.2 Why are there different Architectures?
- 1.3 How can we classify modern systems
- 1.4 Computer architecture review

Timetable

- Monday 15:00
B6/1081 (Nuffield B)
- Friday 14:00
B7/3027 (Lanchester F1)

Labwork session will be on a Wednesday morning.

Why study Computer Architecture?

- We will all select and use processors.
- Many of us will design systems.
- Some of us will design embedded processor applications (SoC).
- Understanding the limitations of modern architectures will aid effective use.

Why are there different Architectures?

- There continue to be rapid and exciting advances in individual designs.
- Different application domains:
 - Embedded,
 - Signal processing,
 - Workstation,
 - Supercomputer (Scientific, Cryptographic)
 - Quantum...
- *We don't need more general-purpose processors; there are too many competing vendors already. Probably only two (Intel, AMD?) will survive.*

Syllabus

- Overview of modern processor architectures.
- Processor Design
- Memory Hierarchy
 - Cache and Cache Coherence
 - Bus Architecture
- Types of parallel machine
 - Vector Pipeline Architectures
 - Replicated Architectures
 - Shared Memory and Distributed Memory
- Connectivity
 - Clusters
 - Networks
 - Routing
- Performance Comparison
- Software Issues, including
 - Dataflow
 - Virtual Concurrency
- Case Studies, e.g.
 - AMD64 Opteron
 - Linux clusters
 - Intel Core i7

Additional book

Modern Processor Design

Fundamentals of Superscalar Processors

J P Shen and M H Lipasti

McGraw-Hill Higher Education 2003

ISBN 0-7-282968

How can we classify modern systems

By application domain:

- Embedded:
 - Power Consumption
 - Cost
- Signal Processing:
 - I/O data flow
 - FFT/FIR optimisations

Classify...

- Workstation
 - Graphics
 - Games...
- Supercomputer
 - Weather forecasting: Large data volumes
 - Weapons design: Shock hydrodynamics
 - Cryptography: Autocorrelation, Quantum?



The 64 bit Processor Core of AMD's Opteron




Stage 1	Stage 2	Stage 3	Stage 4	Stage 5	Stage 6	Stage 7	Stage 8	Stage 9	Stage 10	Stage 11	Stage 12	Stage 13	Stage 14	Stage 15	Stage 16	Stage 17	Stage 18	Stage 19	Stage 20
Instruction Address Decode	Instruction Memory Readout	Instruction Byte Pick Selectors	Instruction Decoding Stage 1	Instruction Decoding Stage 2	Instruction Doubles and Pack	Instruction Decoding and Pack	Dispatch and read Future File	ALU & AGU Operation Scheduling	ALU & AGU Operation Execution	Data Cache Address Decode	Data Cache Memory Readout	L2 Cache Access Request	L2 Cache Address to L2 Tags	L2 Cache Obtain, Test L2 Tags	L2 Cache Select Way (1 of 16)	L2 Cache Address Decode	L2 Cache Data Readout	L2 Cache Data Out Selector	L2 Cache Write L1, Forward
								Float Point x87 Stack Rename	Float Point Register Rename	Float Point Write To Scheduler	Float Point Operation Schedule	Float Point Reg. File Access	Float Point Operation Execute 1	Float Point Operation Execute 2	Float Point Operation Execute 3	Float Point Operation Execute 4			


Opteron's Floating Point Processing Unit's



80+ bit busses
(running over full length)
byte 0 — byte 9




Opteron's Data Cache & Load/Store Units




Opteron's Integer Processing Unit's




64 bit data busses
(running over full length)
byte 7 — byte 8




Opteron's Instruction Cache and Decoding Pipeline




Intel LGA2011



Core i7





Sandy Bridge

