# 18-747 Lecture 4: Simple Superscalar Execution

James C. Hoe Dept of ECE, CMU September 10, 2001

Reading Assignments: S&L Ch2 pp 51-76, Ch3 pp1-36, MJ Ch1, Ch2 (Ch3)

Announcements: First recitation this Friday, 2:30-3:30 DH1112 (this room)

Handouts: Handout #4 Project 0

SimpleScalar Tech. Report




#### Architectures for Instruction-Level Parallelism

Scalar Pipeline (baseline)

Instruction Parallelism = D

Operation Latency = 1

Peak IPC = 1






#### Superpipelined Machine

Superpipelined Execution

IP = DxM

OL = *M minor cycles* 

Peak IPC = 1 per minor cycle (M per baseline cycle)






#### Superscalar Machines

Superscalar (Pipelined) Execution

IP = DxN

OL = 1 baseline cycles

Peak IPC = *N per baseline cycle* 





### Superscalar and Superpipelined

#### **Superscalar Parallelism**

#### **Superpipeline Parallelism**

Operation Latency: 1

Operation Latency: M

Issuing Rate: N


Issuing Rate: 1

Superscalar Degree (SSD): N

Superpipelined Degree (SPD): M

(Determined by Issue Rate)

(Determined by Operation Latency)



Superscalar and superpipelined machines of equal degree have roughly the same performance, i.e. if n = m then both have about the same IPC.




#### Limitations of Inorder Pipelines

- CPI of inorder pipelines degrades very sharply if the machine parallelism is increased beyond a certain point, i.e. when NxM approaches average distance between dependent instructions
- Forwarding is no longer effective

⇒ must stall more often

Pipeline may never be full due to frequent dependency stalls!!





#### What is Parallelism?


- Work
  - T<sub>1</sub> time to complete a computation on a sequential system
- Critical Path
  - $T_{\infty}$  time to complete the same computation on an infinitely-parallel system
- Average Parallelism


$$P_{avg} = T_1 / T_{\infty}$$

For a p wide system

$$T_p \ge \max\{ T_1/p, T_\infty \}$$

$$P_{avg} > p \Rightarrow T_p \approx T_1/p$$







#### ILP: Instruction-Level Parallelism

- ILP is is a measure of the amount of inter-dependencies between instructions
- Average ILP = no. instruction / no. cyc required
   code1: ILP = 1

i.e. must execute serially

code2: ILP = 3

i.e. can execute at the same time

code1: 
$$r1 \leftarrow r2 + 1$$
  
 $r3 \leftarrow r1 / 17$   
 $r4 \leftarrow r0 - r3$ 

code2: 
$$r1 \leftarrow r2 + 1$$
  
 $r3 \leftarrow r9 / 17$   
 $r4 \leftarrow r0 - r10$ 



#### Inter-instruction Dependences

Data dependence

$$r_3 \leftarrow r_1 \text{ op } r_2 \text{ Read-after-Write}$$
  
 $r_5 \leftarrow r_3 \text{ op } r_4 \text{ (RAW)}$ 


Anti-dependence

$$r_3 \leftarrow r_1$$
 op  $r_2$  Write-after-Read  $r_1 \leftarrow r_4$  op  $r_5$  (WAR)

Output dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$
 $r_5 \leftarrow r_3 \text{ op } r_4$ 
 $r_3 \leftarrow r_6 \text{ op } r_7$ 

Control dependence





#### Scope of ILP Analysis

$$ILP=1 \begin{cases} r1 \Leftarrow r2 + 1 \\ r3 \Leftarrow r1 / 17 \\ r4 \Leftarrow r0 - r3 \\ r11 & \Leftarrow r12 + 1 \\ r13 & \Leftarrow r19 / 17 \\ r14 & \Leftarrow r0 - r20 \end{cases}$$

Out-of-order execution permits more ILP to be exploited




#### Purported Limits on ILP

Weiss and Smith [1984]	1.58
Sohi and Vajapeyam [1987]	1.81
Tjaden and Flynn [1970]	1.86
Tjaden and Flynn [1973]	1.96
Uht [1986]	2.00
Smith et al. [1989]	2.00
Jouppi and Wall [1988]	2.40
Johnson [1991]	2.50
Acosta et al. [1986]	2.79
Wedig [1982]	3.00
Butler et al. [1991]	5.8
Melvin and Patt [1991]	6
Wall [1991]	7
Kuck et al. [1972]	8
Riseman and Foster [1972]	51
Nicolau and Fisher [1984]	90




#### Flow Path Model of Superscalars






#### Superscalar Pipeline Design






#### Inorder Pipelines






## Out-of-order Pipelining 101



Copyright 2001, James C. Hoe, CMU and John P. Shen, Intel




#### Superscalar Execution Check List





# In-order Issue into Diversified Pipelines






## Simple Scoreboarding

- Scoreboard: a bit-array, 1-bit for each GPR
  - if the bit is not set, the register has valid data
  - if the bit is set, the register has stale data i.e. some outstanding inst is going to change it
- ◆ Dispatch in Order: RD ← Fn (RS, RT)
  - if SB[RS] or SB[RT] is set ⇒ RAW, stall
  - if SB[RD] is set is set ⇒ WAW, stall
  - else dispatch to FU, set SB[RD]
- Complete out-of-order
  - update GPR[RD], clear SB[RD]



#### Out-of-Order Issue





#### Scoreboarding for Out-of-Order Issue

Scoreboard: one entry per GPR

(what do we need to record?)

- ◆ Dispatch in order: "RD ← Fn (RS, RT)"
  - if FU is busy ⇒ structural hazard, stall
  - if SB[RD] is set is set ⇒ WAW, stall
  - if SB[RS] or SB[RT] is set is set ⇒ RAW (what to do??)
- ◆ Issue out-of-order: (when?)
- Complete out-of-order
  - update GPR[RD], clear SB[RD]

(what about WAR?)



#### Scoreboard for Out-of-Order Issue

[H&P pp242~251]

 $RD \leftarrow Fn (RS, RT)$ "

	Function Unit Status										
Name	Busy	Ор	Fi <sub>i</sub>	Fj	Fk	Qj	Qk	Rj	Rk		
Integer		Fn	RD	RS	RT			Yes	No		
FAdd											
FMult											
LD/ST											

Which FU is computing the new value if not ready?

Register Results Status (a.k.a Scoreboard)											
	R0 R1 R2 R3 R4 R5 R6										
FU											



#### Scoreboard Management: "RD ← Fn (RS, RT)"

Status	Wait until	Bookkeeping
Dispatch	not busy (FU) and	Busy(FU) ← yes; Op(FU) ← Fn;
	not Result ('RD')	$Fi(FU) \leftarrow PCC'; Fj(FU) \leftarrow PCC'; Fk(FU) \leftarrow PCC';$
		$Qj(FU) \leftarrow Result('RS'); Qk(FU) \leftarrow Result('RT');$
		$Rj(FU) \leftarrow not Qj(FU); Rk(FU) \leftarrow not Qk(FU);$ Result('RD') $\leftarrow FU;$
Issue	Rj(FU) and Rk(FU)	$Rj(FU) \leftarrow no; Rk(FU) \leftarrow no;$
(Read operands)		$Qj(FU) \leftarrow 0; Qk(FU) \leftarrow 0;$
Execution	Functional unit done	
Complete		
Write	$\forall f ((Fj(f) \neq Fi(FU) \text{ or } Rj(f) == No)$	$\forall f$ ( if Qj( $f$ )==FU then Rj( $f$ ) $\leftarrow$ yes);
Result	and	$\forall f$ ( if Qk( $f$ )==FU then Rk( $f$ ) $\leftarrow$ yes);
	$(Fk(f)\neq Fi(FU) \text{ or } Rk(f)==No))$	Result(Fi(FU)) $\leftarrow$ 0; Busy(FU) $\leftarrow$ no;

```
Legends: FU -- the fxn unit used by the instruction;
Fj( X ) -- content of entry Fj for fxn unit X;
Result( X ) -- register result status entry for register X;
```

Copyright 2001, James C. Hoe, CMU and John P. Shen, Intel



# Scoreboarding Example 1/3

	Instruction Status											
Instruction	Dispatch	Read Operands	Execution Complete	Write Result								
LD F6, 43 (R2)	X	X	X	X								
LD F2, 45(R3)	X	X	X									
MULTD F0, F2, F4	X											
SUBD F8, F6, F2	X											
DIVD F10, F0, F6	X											
ADDD F6, F8, F2												

	Function Unit Status												
Name	Busy	Ор	Fi <sub>i</sub>	Fj	Fk	Qj	Qk	Rj	Rk				
Integer (1)	Yes	LD	F2	R3				No					
Mult1(10)	Yes	MULTD	F0	F2	F4	Integer		No	Yes				
Mult2(10)	No												
Add(2)	Yes	SUBD	F8	F6	F2		Integer	Yes	No				
Div(40)	Yes	DIVD	F10	F0	F6	Mult1		No	Yes				

Register Results Status (a.k.a Scoreboard)											
	F0 F2 F4 F6 F8 F10 F12										
FU	Mult1	Integer			Add	Divide	oo C. Hoo (	MU and John D. Shan			



# Scoreboarding Example 2/3

	Instruction	Status		
Instruction	Dispatch	Read Operands	Execution Complete	Write Result
LD F6, 43 (R2)	X	X	X	Χ
LD F2, 45(R3)	X	X	X	Χ
MULTD F0, F2, F4	X	X	X	
SUBD F8, F6, F2	X	X	X	Χ
DIVD F10, F0, F6	X			
ADDD F6, F8, F2	X	X	X	

	Function Unit Status												
Name	Busy	Ор	Fi <sub>i</sub>	Fj	Fk	Qj	Qk	Rj	Rk				
Integer (1)	No												
Mult1(10)	Yes	MULTD	F0	F2	F4			No	No				
Mult2(10)	No												
Add(2)	Yes	ADDD	F6	F8	F2			No	No				
Div(40)	Yes	DIVD	F10	F0	F6	Mult1		No	Yes				

Register Results Status (a.k.a Scoreboard)											
	F0 F2 F4 F6 F8 F10 F12										
FU	Mult1			Add	Conveigh	Divide	oo C. Hoo (	MU and John D Shan			



# Scoreboarding Example 3/3

	Instruction	Status		
Instruction	Dispatch	Read Operands	Execution Complete	Write Result
LD F6, 43 (R2)	X	X	X	X
LD F2, 45(R3)	X	X	X	X
MULTD F0, F2, F4	X	X	X	X
SUBD F8, F6, F2	X	X	X	X
DIVD F10, F0, F6	X	X	X	
ADDD F6, F8, F2	X	X	Χ	Χ

	Function Unit Status												
Name	Busy	Ор	Fi <sub>i</sub>	Fj	Fk	Qj	Qk	Rj	Rk				
Integer (1)	No												
Mult1(10)	No												
Mult2(10)	No												
Add(2)	No												
Div(40)	Yes	DIVD	F10	F0	F6			No	No				

Register Results Status (a.k.a Scoreboard)								
	F0	F2	F4	F6	F8	F10	F12	
FU					Conveigh	Divide	oo C. Hoo (	MU and John D. Shan



#### Limitations of Scoreboarding

 Consider a scoreboard processor with infinitely wide datapath

In the best case, how many instructions can be simultaneously outstanding?


#### Hints

- no structural hazards
- can always write a RAW-free code sequence addi r1,r0,1; addi r2,r0,1; addi r3,r0,1; .......
- think about x86 ISA with only 8 registers



### Contribution to Register Recycling

#### COMPILER REGISTER ALLOCATION



#### **INSTRUCTION LOOPS**


```
9 $34: mul $14
                  $7.
                        40
10
        addu $15, $4,
                        $14
             $24, $9,
11
        mul
        addu $25, $15, $24
12
13
             $11, 0($25)
        lw
14
             $12, $9,
                        40
        mul
        addu $13, $5,
15
                        $12
16
        mul $14, $8,
17
        addu $15, $13, $14
18
             $24, 0($15)
        1w
19
             $25, $11, $24
        mul
        addu $10, $10, $25
20
21
        addu $9.
                   $9,
22
        ble
             $9.
                   10.
                        $34
```


Reuse Same Set of Reg. in Each Iteration

Overlapped Execution of Different Iterations



#### Resolving False Dependences





Stalling: delay Dispatching (or write back) of the 2nd instruction

Copy Operands: Copy not-yet-used operand to prevent being overwritten (WAR)

Register Renaming: use a different register (WAW & WAR)



#### Register Renaming

Anti and output dependencies are false dependencies


$$r_3 \leftarrow r_1 \text{ op } r_2$$
 $r_5 \leftarrow r_3 \text{ op } r_4$ 
 $r_3 \leftarrow r_6 \text{ op } r_7$ 

- The dependence is on name/location rather than data
- Given infinite number of registers, anti and output dependencies can always be eliminated

# Original Renamed $r1 \leftarrow r2 / r3$ $r1 \leftarrow r2 / r3$ $r4 \leftarrow r1 * r5$ $r4 \leftarrow r1 * r5$ $r8 \leftarrow r3 + r6$ $r7 \leftarrow r1 \leftarrow r3 + r6$ $r8 \leftarrow r3 + r6$ $r9 \leftarrow r8 - r4$



#### Hardware Register Renaming



- maintain bindings from ISA reg. names to rename registers
- When issuing an instruction that updates 'RD':
  - allocate an unused rename register TX
  - recording binding from 'RD' to TX
- When to remove a binding? When to de-allocate a rename register?