
### EL318: Lecture 4-1

# Superscalar processing (Instruction level parallelism)

With thanks to Srini Devadas at MIT and his course Computation Structures

#### Data Dependence Graph




#### Compiled Assembly Code

#### Compiler selects a <u>total</u> order

Does it matter what total order is selected?

#### Load Bypass Paths



Even with full bypassing we need cycle(s) of stalling between LD(r31, Y, r2) and ADD(r1, r2, r3)


#### Avoiding Stalls

```
Stalls
   LD(r31, X, r1) LD(r31, X, r1)
   LD(r31, Y, r2)
                 LD(r31, Y, r2)
   ADD(r1, r2, r3) \qquad LD(r31, Z, r6)
   SUB(r1, r2, r4) LD(r31, W, r7)
   MUL(r3, r4, r5) ADD(r1, r2, r3)
   ST(r5, P, r31) SUB(r1, r2, r4)
   LD(r31, Z, r6) \implies MUL(r3, r4, r5)
   LD(r31, W, r7) SUB(r6, r7, r8)
   SUB(r6, r7, r8) ST(r5, P, r31)
   ST(r8, Q, r31) ADD(r5, r8, r9)
   ADD(r5, r8, r9) ST(r8, Q, r31)
   ST(r9, T, r31) ST(r9, T, r31)
Average CPI = ____ Average CPI = ____
```

Finding the best ordering of instructions to minimize (or avoid) stalls is a <u>scheduling</u> problem

#### Instruction-Level Parallelism

 Suppose we had a machine which could execute lots of instructions per cycle, limited only by data dependences




Average CPI = 5/12

 No load or store stall cycles gives us an idealized <u>parallelism</u> <u>profile</u>

#### Accounting for Load Latency


Assume 1 stall cycle for loads



Average CPI = 6/12

 We cannot complete in fewer than 6 steps

#### Realizing CPI < 1.0




#### All require instruction-level parallelism

#### VLIW Architecture




Examples are Multiflow, i860

and iA64 Itanium/McKinley/Montecito



 Compiler <u>statically</u> combines instructions such that data dependences are obeyed

## IA-64 Instruction Format




PR = Predicate register

GR = General or floating-point register

#### Superscalar Architecture


 Examples are SuperSparc, IBM Power



 Hardware dynamically combines instructions such that data dependences are obeyed

#### Superpipelined Architecture

- Example is MIPS R4000
- Just a fancy name for > 4 deep pipelines
  - Run clock faster



Number of load stall cycles = 4.

#### Architecture Characteristics

#### Backward compatibility means old (serial) machine COMPILED code can run on new (parallel) machine

	Hardware <u>Complexity</u>	Backward <u>Compatible</u>
VLIW	Medium	·
Superscalar	High	·
Superpipelined	Low	


## Branches Big Fat Expr1 → cond



Branch penalty in terms of instructions increases as machine parallelism increases

#### Speculative Execution

 Statistically avoid branch delay slots by guessing which way it will go, and then execute Expr2 or Expr3 speculatively



Must be able to undo Expr2 if we find that cond was false!

#### Implementation

