# 2025 Spring CS110 Final Exam Answer Sheets

Please write down ALL your answers on the answer sheets to get marked.

### 2. True or False 2 points each

(a)	(b)	(c)	(d)	(e)	(f)	(g)
T	T	F	T	F	T	F
(h)	(i)	(j)	(k)	(1)	(m)	•
T	T	T	F	F	T	

3. Cluster Computing

(a) Answer and explanation:

219000 hours. (1 point)

2025 has 365 days. Assume that MTTF for these SSDs is x. (1 point)

(b)

i. Answer and explanation:

Yes, she can get 0x233. The program has a valid/correct/good/... lock and no data race occurs, (2 points)


ii. Answer and explanation:

Yes, for true sharing. For example, it hoppens to lock. (1point)
Yes, for false sharing as well. When one is modifying lock,
false sharing may occur 'val' being handled by the
other one. [1 point)

## 4. Digital circuit and finite-state machine (FSM)

(a) Complete the FSM state transistion diagram. Select all conditions that apply.

Fill in the blanks below the transition conditions



(b)

D. S. S. P. S. S. S. S.


ALON COST

Complete this truth table for the detector first and then build your circuit below

0	0	
	1	
0	- 1	
(	0	
0		
	0	
0	0	
1	0	
	0 1 0 1	

3.5 points

0.5 per lin



The detector that you are required to build is a \_\_\_\_\_\_ (select all that apply)

A. digital circuit

1 point

- B. synchronous circuit
- C. register

#### (c) Complete the truth table for the LRU-2 manager below.


Complete this truth table for the LRU-2 manager

		to for the Diec-2 manage		
cache miss (M)	block 0 cache hit (hit0)	block 1 cache hit (hit1)	$LRU_n(L_n)$	$L_{n+1}$
1	0	0	0	1
0		0	0	0
0	0	**************************************	0	1
	0	Ó	1	0
0		0	1	Ď
O	0	1	·	1

0.5 point each live

Write down the logic expression of the truth table in the form of **sum of minterm**. To simplify, use "M" to represent "cache miss", "hit0" for "block 0 cache hit", "hit1" for block 1 cache hit and "L" for LRU in the logic expression. Leave the logic expression as it is and do not simplify.


Build your LRU-2 manager below



#### 5. RISC-V

(a) Fill in the following RISC-V assembly code (assume on a 32-bit platform). Hints are provided at each instruction to be filled in:

```
recursive_sum:
      # Prologue: Save callee-saved registers and ra
     addi sp, \frac{50.-12}{9.(0)} # Allocate stack frame for needed regs sw ra, \frac{9.(0)}{9.00} # Save return address to stack \frac{50.00}{9.00} # Save s0 (callee-saved) to stack
     Sw S1. 0(50) # Save s1 (callee-saved) to stack
      # Base case: if index >= length, return 0 (use a branch instruction)
     bge a, az , base_case
10
      # Recursive case:
     addi 50, 00, 0 # s0 = array base address
12
     addi SI, QI, 6 # s1 = current index
14
      # Load array[index] into t0
      slli to, a, b # t0 = index * 4 (byte offset)
      add to, so, to # t0 = &array[index]
                     # t1 = array[index]
      lw t1, 0(t0)
18
19
      # Prepare arguments for next call: recursive_sum(array, index+1,
20
         length), note that you may not need all the lines before jal
         addi al, al, 1
21
          my 50/51, t1
22
23
25
      jal recursive_sum # Recursive call (result in a0)
26
27
      # Add array[index] to the recursive result
28
       \alpha(0, 0, 0, 0, 0) # a0 += array[index]
29
      j exit
30
31
  base_case:
32
                 (M), 0 # Return 0 for base case
33
34
35
      # Epilogue: Restore saved registers and return
36
           LW SI, O(SP)
           (W SO, 4(SP)
38
           lu ra 8150)
      addi sp, 40, 12 # Deallocate stack
40
      ret
```



- (b)
- i. Answer and explanation:

For an armoy of length n, there are not stack frames (one por Yecursive Call + base Case). Each frame uses 12 bytes (ra. so, si). (1point)

(n+1) ×12 (1point)

ii. Answer and explanation:

The program would jump to garbage on ret or crashing or looping infinitly. One possible out come worths I point. Maximum 2 points.

o. Numbers, Pipeline, and Me	emory Hier	
(a) The Hamming ECC codeword is question you do not need to add one (b)	OX 5E	in the hexadecimal format (for this at the MSB).
i. From (A) to (F), put the least	and correct h	pegz instruction(s) onto one or some of these
places.	· ·	Company of the compan
(A)		1
(B)	7.4	
(C) begz t2, 14		* tpoints
(D)		•
(E)		•
(F)		

ii. List all hazards for I1 to I4 instructions in the table below.

Instructions	I1	I2	I3	I4	
I1	-	C	C	C	U
I2		-	D	N	
I3	13 mg 1 13 mg	[] T		N	
I4	-	-/-			

1 point each blank

(c) The cache hit rate is \_\_\_\_\_\_ (in percentage, that is, x%). O5 point Please fill in the following tables.

Virtual address	PPN	Page hit/fault	Physical address
0x11C	0x02	hit	0x05C
0x 120	Oxol	fault	0x020
0 x 124	Oxol	hit	0x024
O K OF8	0 x 0 3	fault	2x078
0 × 128	OXOI	hit	0x028
0x126	OXOLA	hit	OXOZC
() X130	OXOI	hit	0 × 0 3 0
0 x120	OXOI	hit	04020
0 X 13 Y	0 X 01	hit	0×034
0 × 020	0X05	falt	Oxo Ao

VPN	PPN (excluding valid bit)
0x00	
0x01	0×05
0x02	
0x03	
0x04	
0x05	
0x06	0x00
0x07	0x03
0x08	0x02
0x09	Oxol
0x0A	0x04
0x0B	
0x0C	0x06
0x0D	
0x0E	0x08
0x0F	

I point each

(in total 3 points)

minus 0.2 point

for modifying each lines

that should not be modified.

until 0.

Block Number	0	1	2	3
Tags (Initially)	0x0A	0x0B	0x0C	0x0D
Tags (Finally)	0x05	0×01	OXOI	0x03

4 points

### 7. Datapath

(a)

i.

instrution	imm	reg_en	is_beq	op2	ALU	re	we	wb_src
addi	1	1	0	ī	1	0	0	1
lw	1	1 -	0	1	i	1	0	
add	X	1	0	0		0	0	1
beq	2	0	1	0	4	0	0	
SW	0	0	0	$\neg \neg$	$\vec{i}$	0	0	$\frac{\lambda}{x}$

1 point Each line

ii.

instruction	A	В	C
addi	8	8	8
lw	-4	4	2
add	X	L.	4
beq	-8	Ò	X
SW	4	8	Y

1 point each line

**(b)** 

PC Reg	IMem	Ctrl.	Imm.	Regfile	MUX(op2)	ALU	DMem	MUX(wb)
20	820	1070	1190	1120	1260	1460	2260	7.220

2 points in total.

ii. Answer:

2 points

iii. Answer:

2 points