

FPGA Digital Calculator: Block Diagram

Digital Systems (ELEC ENG 2100)

Thomas Hesketh

Student ID: a1942028

October 2025




Figure 1: Block diagram displaying contents of the top module.

Module Descriptions

<code>top</code>	Top-level integration module connecting all submodules. Manages signals between control, datapath, and display components.
<code>state_selector</code>	Finite state machine that determines which calculator stage is active (operand 1 input, operand 2 input, or result display). Produces enable signals <code>en1</code> , <code>en2</code> , and <code>en3</code> .
<code>system_select</code>	Toggles between hexadecimal and decimal display modes when <code>btnD</code> is pressed. Outputs <code>is_dec</code> , determining which display decoder is active.
<code>input_select</code>	Captures switch input values when enabled. Two instances are used—one for each operand.
<code>addition</code>	Implements an n -bit ripple-carry adder to compute the sum of two operands.
<code>subtraction</code>	Implements two's complement subtraction by inverting the second operand, adding one, and passing both through the adder.
<code>result_selector</code>	Selects between addition and subtraction results based on <code>add_or_sub</code> . Also detects sign and outputs absolute magnitude and a negative flag.
<code>selector</code>	Chooses which value to send to the display depending on the calculator state: operand 1, operand 2, or the result.
<code>digit_selector</code>	Generates the anode control signals for displaying the 7-segment display so each digit appears continuously lit.
<code>segment_display</code>	Drives the 7-segment LEDs. Selects between hexadecimal and decimal display modules and shows a minus sign when <code>show_negative</code> is active.
<code>hex_display</code>	Generates segment patterns for two hexadecimal digits from a 6-bit value.
<code>decimal_display</code>	Generates segment patterns for two decimal digits by converting the 6-bit value into BCD format.