# FPGA Digital Calculator: Block Diagram Digital Systems (ELEC ENG 2100)

# Thomas Hesketh

Student ID: a1942028

October 2025




Figure 1: Block diagram displaying contents of the top module.

# Module Descriptions

top Top-level integration module connecting all submodules. Manages signals between control, datapath, and display components.

#### state\_selector

Finite state machine that determines which calculator stage is active (operand 1 input, operand 2 input, or result display). Produces enable signals en1, en2, and en3.

## system\_select

Toggles between hexadecimal and decimal display modes when btnD is pressed. Outputs is\_dec, determining which display decoder is active.

## $input\_select$

Captures switch input values when enabled. Two instances are used—one for each operand.

addition Implements an *n*-bit ripple-carry adder to compute the sum of two operands.

#### subtraction

Implements two's complement subtraction by inverting the second operand, adding one, and passing both through the adder.

#### result\_selector

Selects between addition and subtraction results based on add\_or\_sub. Also detects sign and outputs absolute magnitude and a negative flag.

selector Chooses which value to send to the display depending on the calculator state: operand 1, operand 2, or the result.

#### digit\_selector

Generates the anode control signals for displaying the 7-segment display so each digit appears continuously lit.

### segment\_display

Drives the 7-segment LEDs. Selects between hexadecimal and decimal display modules and shows a minus sign when **show\_negative** is active.

#### hex\_display

Generates segment patterns for two hexadecimal digits from a 6-bit value.

#### decimal\_display

Generates segment patterns for two decimal digits by converting the 6-bit value into BCD format.