Lecture 12

Intro to Texas Instruments Digital Signal Processors

Objectives:

- Discuss the general internal arrangement of modern CPUs and peripherals.
- Give an overview of peripherals and discuss how they are connected to special function registers in the processor memory.
- Explain memory types and how RAM is sectioned into SFRs and GPRs.
- Discuss how PWM is generated by comparing a counter with a constant.
- Discuss setting the PWM frequency, and the duty cycle resolution.

Keywords:

Central Processing Unit (CPU) Counter register (CTR)

Peripheral hardware Period register (PRD)

Random Access Memory (RAM) Compare-A register (CMPA)


Electrically Erasable Programmable Edge-aligned & Center-aligned PWM

Read-Only Memory (EEPROM) Up-Count, Down-Count, and

General purpose register (GPR) Up/Down-Count

Special function register (SFR) Duty cycle resolution


Overview of Microcontroller Architecture




Arrangement of Processor Memory

OBh OCh Special Function Registers (20 bytes maximum) 1Fh 20h General Purpose RAM (80 bytes maximum) 6Fh 70h	7-bit Bank Offset	Memory Region
Special Function Registers (20 bytes maximum) 1Fh 20h General Purpose RAM (80 bytes maximum) 6Fh 70h		_
General Purpose RAM (80 bytes maximum) 6Fh 70h		
General Purpose RAM (80 bytes maximum) 6Fh 70h		
(16 bytes)		Common RAM (16 bytes)

PWM Counter Values



Controlling the PWM Pin



NOTE: An EPWMxSYNCI external synchronization event can cause a discontinuity in the TBCTR count sequence. This can lead to a compare event being skipped. This skipping is considered normal operation and must be taken into account.