




**Exercício:** Escrever um programa para controlar a luminosidade do LED Verde da placa (*P1.6*) através de PWM.

- Utilizar o *Conversor AD* para variar a luminosidade
- Utilizar o *Timer0\_A* para gerar o PWM

### *PWM: Pulse Width Modulation*








TERMINAL				I/O	DESCRIPTION
NAME	NO.				
	PW20, N20	PW28	RHB32		
P1.6/ TA0.1/ A6/ CA6/ UCB0SOMI/ UCB0SCL/ TDI/TCLK	14	22	21	I/O	General-purpose digital I/O pin Timer0_A, compare: Out1 output ADC10 analog input A6 <sup>(1)</sup> Comparator_A+, CA6 input USCI_B0 slave out/master in SPI mode, USCI_B0 SCL I2C clock in I2C mode JTAG test data input or test clock input during programming and test

PIN NAME (P1.x)	x	FUNCTION	CONTROL BITS / SIGNALS <sup>(1)</sup>					
			P1DIR.x	P1SEL.x	P1SEL2.x	ADC10AE.x INCH.x=1 <sup>(2)</sup>	JTAG Mode	CAPD.y
P1.6/	6	P1.x (I/O)	I: 0; O: 1	0	0	0	0	0
TA0.1/		TA0.1	1	1	0	0	0	0
UCB0SOMI/		UCB0SOMI	from USCI	1	1	0	0	0
UCB0SCL/		UCB0SCL	from USCI	1	1	0	0	0
A6 <sup>(2)</sup> /		A6	X	X	X	1 (y = 6)	0	0
CA6		CA6	X	X	X	0	0	1 (y = 6)
TDI/TCLK/		TDI/TCLK	X	X	X	0	1	0
Pin Osc		Capacitive sensing	X	0	1	0	0	0


Table 12–2. Output Modes

OUTMODx	Mode	Description
000	Output	The output signal OUTx is defined by the OUTx bit. The OUTx signal updates immediately when OUTx is updated.
001	Set	The output is set when the timer <i>counts</i> to the TACCRx value. It remains set until a reset of the timer, or until another output mode is selected and affects the output.
010	Toggle/Reset	The output is toggled when the timer <i>counts</i> to the TACCRx value. It is reset when the timer <i>counts</i> to the TACCR0 value.
011	Set/Reset	The output is set when the timer <i>counts</i> to the TACCRx value. It is reset when the timer <i>counts</i> to the TACCR0 value.
100	Toggle	The output is toggled when the timer <i>counts</i> to the TACCRx value. The output period is double the timer period.
101	Reset	The output is reset when the timer <i>counts</i> to the TACCRx value. It remains reset until another output mode is selected and affects the output.
110	Toggle/Set	The output is toggled when the timer <i>counts</i> to the TACCRx value. It is set when the timer <i>counts</i> to the TACCR0 value.
111	Reset/Set	The output is reset when the timer <i>counts</i> to the TACCRx value. It is set when the timer <i>counts</i> to the TACCR0 value.

### Geração de *PWM* através do *Timer0\_A* – *UP Mode*




### Geração do PWM através do *Timer0\_A* – *Continuous Mode*






### Geração do PWM através do *Timer0\_A* – *UP/Down Mode*




### Geração de *PWM* através do *Timer0\_A* – *UP Mode*



### TACTL, Timer\_A Control Register

**TA0CTL**




**Unused** Bits 15-10

**TASSELx** Bits 9-8  
 Timer\_A clock source select  
 00 TACLK  
 01 ACLK  
 10 SMCLK  
 11 INCLK

**IDx** Bits 7-6  
 Input divider. These bits select the divider for the input clock.  
 00 /1  
 01 /2  
 10 /4  
 11 /8

**MCx** Bits 5-4  
 Mode control. Setting MCx = 00h when Timer\_A is not in use conserves power.  
 00 Stop mode: the timer is halted.  
 01 Up mode: the timer counts up to TACCR0.  
 10 Continuous mode: the timer counts up to 0FFFFh.  
 11 Up/down mode: the timer counts up to TACCR0 then down to 0000h.

### TACCTLx, Capture/Compare Control Register *TA0CCTL1*



**OUTMODx** Bits 7-5 Output mode. Modes 2, 3, 6, and 7 are not useful for TACCR0 because EQUx = EQU0.

000	OUT bit value
001	Set
010	Toggle/reset
011	Set/reset
100	Toggle
101	Reset
110	Toggle/set
111	Reset/set



