
Exercício 11:

•Escrever um programa para alternar o estado dos LEDs vermelho e verde da placa MSP-EXP430G2 a cada 250ms.

- Inicialmente os LEDs deverão estar apagados;
- •Sempre que a interrupção do pino *P1.3* (*Botão S2*) for ativada, o estado dos LEDs deverá alternar entre apagado e piscante;

•A temporização deverá ser feita através do *TimerO_A*



Configurar a interrupção do pino P1.3 para a borda negativa.

Vetores de Interrupções do MSP430G2553

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-Up External Reset Watchdog Timer+ Flash key violation PC out-of-range ⁽¹⁾	PORIFG RSTIFG WDTIFG KEYV ⁽²⁾	Reset	0FFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG ⁽²⁾⁽³⁾	(non)-maskable (non)-maskable (non)-maskable	0FFFCh	30
Timer1_A3	TA1CCR0 CCIFG ⁽⁴⁾	maskable	0FFFAh	29
Timer1_A3	TA1CCR2 TA1CCR1 CCIFG, TAIFG ⁽²⁾⁽⁴⁾	maskable	0FFF8h	28
Comparator_A+	CAIFG ⁽⁴⁾	maskable	0FFF6h	27
Watchdog Timer+	WDTIFG	maskable	0FFF4h	26
Timer0_A3	TA0CCR0 CCIFG ⁽⁴⁾	maskable	0FFF2h	25
Timer0_A3	TA0CCR2 TA0CCR1 CCIFG, TAIFG	maskable	0FFF0h	24
USCI_A0/USCI_B0 receive USCI_B0 I2C status	UCA0RXIFG, UCB0RXIFG ⁽²⁾⁽⁵⁾	maskable	0FFEEh	23
USCI_A0/USCI_B0 transmit USCI_B0 I2C receive/transmit	UCA0TXIFG, UCB0TXIFG ⁽²⁾⁽⁶⁾	maskable	0FFECh	22
ADC10 (MSP430G2x53 only)	ADC10IFG ⁽⁴⁾	maskable	0FFEAh	21
			0FFE8h	20
I/O Port P2 (up to eight flags)	P2IFG.0 to P2IFG.7 ⁽²⁾⁽⁴⁾	maskable	0FFE6h	19
I/O Port P1 (up to eight flags)	P1IFG.0 to P1IFG.7 ⁽²⁾⁽⁴⁾	maskable	OFFE4h	18

Interrupções das portas P1 e P2

Each pin in ports P1 and P2 have interrupt capability, configured with the PxIFG, PxIE, and PxIES registers. All P1 pins source a single interrupt vector, and all P2 pins source a different single interrupt vector. The PxIFG register can be tested to determine the source of a P1 or P2 interrupt.


Register	Short Form	Address	Register Type	Initial State
Input	P1IN	020h	Read only	_
Output	P1OUT	021h	Read/write	Unchanged
Direction	P1DIR	022h	Read/write	Reset with PUC
Interrupt Flag	P1IFG	023h	Read/write	Reset with PUC
Interrupt Edge Select	P1IES	024h	Read/write	Unchanged
Interrupt Enable	P1IE	025h	Read/write	Reset with PUC
Port Select	P1SEL	026h	Read/write	Reset with PUC
Port Select 2	P1SEL2	041h	Read/write	Reset with PUC
Resistor Enable	P1REN	027h	Read/write	Reset with PUC
	Input Output Direction Interrupt Flag Interrupt Edge Select Interrupt Enable Port Select Port Select 2	Input P1IN Output P1OUT Direction P1DIR Interrupt Flag P1IFG Interrupt Edge Select P1IES Interrupt Enable P1IE Port Select P1SEL Port Select 2 P1SEL2	Input P1IN 020h Output P1OUT 021h Direction P1DIR 022h Interrupt Flag P1IFG 023h Interrupt Edge Select P1IES 024h Interrupt Enable P1IE 025h Port Select P1SEL 026h Port Select 2 P1SEL2 041h	Input P1IN 020h Read only Output P1OUT 021h Read/write Direction P1DIR 022h Read/write (Interrupt Flag P1IFG 023h Read/write Interrupt Edge Select P1IES 024h Read/write Interrupt Enable P1IE 025h Read/write Port Select P1SEL 026h Read/write Port Select 2 P1SEL2 041h Read/write

Interrupt Enable P1IE, P2IE

Each PxIE bit enables the associated PxIFG interrupt flag.

Bit = 0: The interrupt is disabled.

Bit = 1: The interrupt is enabled.




Interrupção do Pino P1.3 habilitada

Interrupt Edge Select Registers P1IES, P2IES

Each PxIES bit selects the interrupt edge for the corresponding I/O pin.

Bit = 0: The PxIFGx flag is set with a low-to-high transition

Bit = 1: The PxIFGx flag is set with a high-to-low transition



Interrupção do pino P1.3 ativada na borda de descida

Interrupt Flag Registers P1IFG, P2IFG

Each PxIFGx bit is the interrupt flag for its corresponding I/O pin and is set when the selected input signal edge occurs at the pin. All PxIFGx interrupt flags request an interrupt when their corresponding PxIE bit and the GIE bit are set. Each PxIFG flag must be reset with software. Software can also set each PxIFG flag, providing a way to generate a software initiated interrupt.

Bit = 0: No interrupt is pending

Bit = 1: An interrupt is pending

Only transitions, not static levels, cause interrupts. If any PxIFGx flag becomes set during a Px interrupt service routine, or is set after the RETI instruction of a Px interrupt service routine is executed, the set PxIFGx flag generates another interrupt. This ensures that each transition is acknowledged.

Status Register (SR)

The status register (SR/R2), used as a source or destination register, can be used in the register mode only addressed with word instructions. The remaining combinations of addressing modes are used to support the constant generator. Figure 3–6 shows the SR bits.



GIE

General interrupt enable. This bit, when set, enables maskable interrupts. When reset, all maskable interrupts are disabled.

Ν

Negative bit. This bit is set when the result of a byte or word operation is negative and cleared when the result is not negative.

Word operation:

N is set to the value of bit 15 of the

result

Byte operation:

N is set to the value of bit 7 of the

result

Ζ

Zero bit. This bit is set when the result of a byte or word operation is 0 and cleared when the result is not 0.

C

Carry bit. This bit is set when the result of a byte or word operation produced a carry and cleared when no carry occurred.

Timer_A:
Timer0_A
Timer1_A

Capture/Compare
Blocks




Table 12–3. Timer_A Registers


Register	Short Form	Register Type	Address	Initial State
Timer_A control	TACTL	Read/write	0160h	Reset with POR
Timer_A counter	TAR	Read/write	0170h	Reset with POR
Timer_A capture/compare control 0	TACCTL0	Read/write	0162h	Reset with POR
Timer_A capture/compare 0	TACCR0	Read/write	0172h	Reset with POR
Timer_A capture/compare control 1	TACCTL1	Read/write	0164h	Reset with POR
Timer_A capture/compare 1	TACCR1	Read/write	0174h	Reset with POR
Timer_A capture/compare control 2	TACCTL2†	Read/write	0166h	Reset with POR
Timer_A capture/compare 2	TACCR2†	Read/write	0176h	Reset with POR
Timer_A interrupt vector	TAIV	Read only	012Eh	Reset with POR

[†] Not present on MSP430x20xx Devices

Timer0_A: TA0xxxxx

Timer1_A: TA1xxxxx


Timer_A: Contador de 16 bits




O Contador é incrementado à cada pulso de Clock


Se o pulso de Clock for periódico, tem-se um temporizador

Se o pulso de Clock for aleatório, tem-se um contador





Fontes de Clock para o Timer_A






Pre-Scaler (Divisor)





Modo de Contagem



MCx

Bits 5-4

Mode control. Setting MCx = 00h when Timer_A is not in use conserves power.


- 00 Stop mode: the timer is halted.
- 01 Up mode: the timer counts up to TACCR0.
- 10 Continuous mode: the timer counts up to 0FFFFh.
- 11 Up/down mode: the timer counts up to TACCR0 then down to 0000h.

Assembly MSP430

12.3.1 TACTL, Timer_A Control Register

15	14	13	12	11	10	9	8		
		Ur	nused			TASS	SELX		
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)		
7	6	5	4	3	2	1	0		
	IDx	ı	ИСх	Unused	TACLR	TAIE	TAIFG		
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)		
Unused	Bits 15-10	Unused							
TASSEL x	Bits 9-8	Timer_A clock sour	ce select						
		00 TACLK							
		01 ACLK							
		▶10 SMCLK							
			CLK is device-spec cific data sheet)	cific and is often as	signed to the inver	ted TBCLK) (see	the		
IDx	Bits 7-6	Input divider. These bits select the divider for the input clock.							
		00 /1							
		01 /2							
		10 /4							
	$\hspace{1cm} \longrightarrow \hspace{1cm}$	1 1 /8							
MCx	Bits 5-4	Mode control. Settir	ng MCx = 00h whe	n Timer_A is not in	use conserves po	ower.			
		00 Stop mode	00 Stop mode: the timer is halted.						
		01 Up mode: t	Up mode: the timer counts up to TACCR0.						
		10 Continuous	Continuous mode: the timer counts up to 0FFFFh.						
		11 Up/down m	Up/down mode: the timer counts up to TACCR0 then down to 0000h.						
Unused	Bit 3	Unused							
TACLR	Bit 2	Timer_A clear. Sett automatically reset			ler, and the count	direction. The TA	CLR bit is		
TAIE	Bit 1	Timer_A interrupt e	nable. This bit ena	bles the TAIFG inte	errupt request.				
		0 Interrupt di	sabled						
		1 Interrupt er	nabled						
TAIFG	Bit 0	Timer_A interrupt fl	ag						
		0 No interrup	t pending						
		1 Interrupt pe	ending						

Modos de Contagem



O modo *Up* é utilizado quando o período do *Timer* for diferente de 0xFFFF.


O Timer conta repetidamente até o valor armazenado no Registrador TACCRO.

Quando o *Timer* atinge o valor de comparação armazenado no Registrador *TACCRO*, a contagem é reiniciada a partir de zero.

A flag de interrupção CCIFG (registrador TACCTLO) é setada quando o Timer atinge o valor de comparação armazenado no Registrador TACCRO.

A flag de interrupção TAIFG (registrador TACTL) é setada quando o Timer passa do valor de comparação armazenado no Registrado TACCRO para zero.


Modos de Contagem



O *Timer* conta repetidamente até 0xFFFF. Quando o *Timer* atinge 0xFFFF, a contagem é reiniciada a partir de zero.

A flag de interrupção TAIFG (registrador TACTL) é setada quando o Timer passa de 0xFFFF para zero.

Modos de Contagem




O *Timer* conta repetidamente de modo ascendente até o valor de comparação armazenado no Registrador *TACCR0* zero.

Quando atinge o valor de comparação (TACCRO) o Timer passa a contar de modo descendente até zero.

A flag de interrupção CCIFG é setada quando o Timer atinge o valor armazenado no Registrador de comparação TACCRO.

A flag de interrupção CCIFG é setada quando o Timer atinge o valor zero.

Configuração do *clock* para o *TIMERO_A*



$$CLK_{T0} = CLK/div$$

Tempo para incrementar o Timer0 (Período):

$$T_{T0} = 1 / CLK_{T0} = 1 / (CLK / div) = div / CLK$$

Considerando CLK = SMCLK e DCO = 1 MHz:

$$T_{T0} = div / 1.10^6 = div \times 10^{-6} = div \mu s$$

$$div = 1 \rightarrow T_{T0} = 1 \mu s$$

$$div = 2 \rightarrow T_{T0} = 2 \mu s$$

$$div = 4 \rightarrow T_{T0} = 4 \mu s$$

$$div = 8 \rightarrow T_{T0} = 8 \mu s$$


Número de incrementos do *Timer* necessários para temporizar 250ms

Considerando
$$div = 4$$
 \rightarrow $T_{T0} = 4 \mu s$

Para temporizar $t \mu s \rightarrow 4 \times N \mu s$:

N: número de incrementos do *Timer*

$$250000 = 4 \times N \longrightarrow N = 62500$$



12.3.2 TAR, Timer_A Register

15	14	13	12	11	10	9	8
			TA	\Rx			
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
7	6	5	4	3	2	1	0
			TA	\Rx			
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
TARx	Bits 15-0 Tin	ner A register. The	e TAR register is	the count of Timer	· A.		

12.3.3 TACCRx, Timer_A Capture/Compare Register x TA0CCR0

15	14	13	12	11	10	9	8
			TAC	CRx			
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
7	6	5	4	3	2	1	0
			TAC	CRx			
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
TACCRx	Bits 15-0 Tin	ner A capture/con	npare register.				

Compare mode: TACCRx holds the data for the comparison to the timer value in the Timer_A Register, TAR.

Capture mode: The Timer_A Register, TAR, is copied into the TACCRx register when a capture is performed.

12.3.4 TACCTLx, Capture/Compare Control Register TA0CCTL0

10	17		10	12	11	10	<u> </u>	0
CMx			CCISx		scs	SCCI	Unused	CAP
rw-(0)	rw-(0)		rw-(0)	rw-(0)	rw-(0)	r	r0	rw-(0)
7	6		5	4	3	2	1	0
	OUTMO	Dx		CCIE	CCI	OUT	cov	CCIFG
CMx	Bit 15-14	Captu	ıre mode					
		00	No capture					
		01	Capture on	rising edge				
		10	Capture on	falling edge				
		11	Capture on	both rising and fa	lling edges			
CCISx	Bit 13-12		•	put select. These gnal connections.	bits select the TAC	CCRx input signal	. See the device-s _l	pecific data
		00	CCIxA					
		01	CCIxB					
		10	GND					
		11	V_{CC}					
scs	Bit 11	Synch	nronize captur	e source. This bit i	s used to synchror	nize the capture ir	nput signal with the	timer clock.
		0	Asynchron	ous capture				
		1	Synchrono	us capture				
SCCI	Bit 10	Synchronized capture/compare input. The selected CCI input signal is latched with the EQUx signal and be read via this bit						x signal and ca
Unused	Bit 9	Unus	ed. Read only	. Always read as 0				
CAP	Bit 8	Captu	ire mode	-				
		0	Compare n	node				
		1	Capture mo	ode				
			•					

TA0CCTL0

12.3.4 TACCTLx, Capture/Compare Control Register

15	14	13	12	11	10	9	8
CI	Mx	cc	ISx	scs	SCCI	Unused	CAP
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	r0	rw-(0)
7	6	5	_4_	3	2	1	0
	OUTMODx		CCIE	CCI	OUT	cov	CCIFG

OUTMODx	Bits 7-5	Output mode. Modes 2, 3, 6, and 7 are not useful for TACCR0, because EQUx = EQU0.
		000 OUT bit value
		001 Set
		010 Toggle/reset
		011 Set/reset
		100 Toggle
		101 Reset
		110 Toggle/set
		111 Reset/set
CCIE	Bit 4	Capture/compare interrupt enable. This bit enables the interrupt request of the corresponding CCIFG flag.
		0 Interrupt disabled
		1 Interrupt enabled
CCI	Bit 3	Capture/compare input. The selected input signal can be read by this bit.
OUT	Bit 2	Output. For output mode 0, this bit directly controls the state of the output.
		0 Output low
		1 Output high
cov	Bit 1	Capture overflow. This bit indicates a capture overflow occurred. COV must be reset with software.
		0 No capture overflow occurred
		1 Capture overflow occurred
CCIFG	Bit 0	Capture/compare interrupt flag
		0 No interrupt pending
		1 Interrupt pending

Vetores de Interrupção:

```
ORG 0xFFE4 (ASEG 0xFFE4)
DC16 interrupcao_P1

ORG 0xFFF2 (ASEG 0xFFF2)
DC16 interrupcao_TA0
```

Rotina de Interrupção da Porta 1:

```
interrupcao_P1:
...
bic.b #BIT3, &P1IFG ; Limpar flag de interrupção reti
```

Rotina de Interrupção do Timer0_A:

```
interrupcao_TA0:
...
bic.b #BIT3, &CCIFG ; Limpar flag de interrupção reti
```

