
FPGA Platform
Register Map
Pipeline PU 0
AER
Conv2D
LIF
OC BRAM
MaxPool
DMA
Pipeline PU 1
Conv2D
LIF
OC BRAM
MaxPool
DMA
Pipeline PU N
Conv2D
LIF
OC BRAM
MaxPool
AER
DMA
PCI-e DMA
External SDRAM
Bitstream
Platform Control
Input Output Data
PCI-e
Host CPU
IP Library
Configuration
Conv2D
LIF
FC
MaxPool
AER
Pipeline Synthesis
Inference API
Device driver
Host SDRAM