## Hw4 Report

## B03902125 資工四 林映廷

```
Coding Environment:
```

Ubuntu(linux) 16.06

Type:

iverilog —o output \*.v

vvp output

## Module implementation explanation:

PC.v: render Add\_PC.data\_o to pc\_i, and output pc\_o to inst\_addr.

Registers.v:render values to RS, RT, RD.

Instruction Memory.v:receive instructions from inst addr.

CPU.v:contain the prototype of each module.

Adder.v:add inst\_addr by 4

Control.v:render corresponding values to RegDst\_o, ALUOp\_o,

ALUSrc\_o, RegWrite\_o according to R-type or I-type.

ALU\_Control.v:render right instructions to ALU.

Sign\_Extend.v:extend 16-bits to 32-bits.

ALU.v:do corresponding instructions from ALU\_Control.

MUX32.v: render corresponding values to ALU.data2\_i according to either Registers.RTdata\_o or Sign\_Extend.data\_o.

MUX5.v:render corresponding values to Registers.RDaddr\_i according to either inst[20:16] or inst[15:11].