## Computer Architecture, 2017 Fall

Homework 4 report

DUE DATE: NOVEMBER 20, 2017

學號: b03902129 系級: 資工四 姓名: 陳鵬宇

## 1 Coding Environment

Operating System: macOS High Sierra, version: 10.13.1

compile:

iverilog -o [output.txt][\*.v]

run:

vvp [output.txt]

## 2 Module Implementation Explanation

We use testbench.v to see the output.

- **PC.v**: Read the  $pc_i$  from  $Add_PC.data_o$  to output the  $pc_o$  to  $inst_addr$ .
- Registers.v: Store the value and address of RS, RT and RD.
- Instuction\_Memory.v: Get the instructions from  $inst\_addr$ .
- CPU.v: An important CPU unit states all the connections between each module.
- Adder.v: Simply add data1\_i and data2\_i, then assign the value to data\_o.
- Control.v: Determine RegDst\_o, ALUOp\_o, ALUSrc\_o and RegWrite\_o by the 6 bits of Op i.
- ALU\_Control.v: Determine ALUCtrl o by funct i and ALUOp i.
- **Sign\_Extend.v**: Get the 16 bit *data\_i*, then extend the value to 32 bit *data\_o* according to the first bit of *data\_i*.
- **ALU.v**: Do the following operation:

$$data \quad o = data1 \quad i[ALUCtrl \quad i]data2 \quad i.$$

- MUX32.v: Choose the data\_o(ALU.data2\_i) from data1\_i(Registers.RTdata\_o) or data2\_i(Sign\_Extend.data\_o) according to select\_i(Control.ALUSrc\_o).
- MUX5.v:

Choose the  $data\_o(\text{Registers.RDaddr}\_i)$  from  $data1\_(\text{inst}[20:16])$  or  $data2_i(\text{inst}[15:11])$  according to  $select\_i(\text{Control.RegDst}\_o)$ .