×86 A	rchitectu	ire						
	Real Mode	Protect Mode	Virtual 8086 Mode	Address Bus	Data Bus	PSE PAE		
8086	*			20-bit	16-bit			
80286	汝	×		24-6it	16-bit			
i386	*	*	×	32-bit	32-bit			
Pentium	×	女	*	32-bit	32-bit	対		
6 family	*	*	*	32-bit	32-bit	* *		
AMD64	*	*	*	64-bit	64-bit	*		
Control	register							
	ito) Protect M it3) Task Swi			ar address caused a	•			
	hit 16) Writa-P sit 18) Alignman			address of Page Dire				
NW(	at29) Not Wei	ite-Through		t) Page Size Entens Physical Address				
	it30) Cache Di it31) Paging	sable						
Memory	Managemo	ent						
Logical		inear Address →	Physical Address					
	Segmentatio	n Paging						
flags n	egister							
ľ								
		7 6 5 4 3 S Z A F F	P C C Unsigne	b				
TP	1 F F F F		F F T T					
	Signed	C .	C C C					
	Single-ste	p interrupt						
(F (			to the most significant	Lie				
			mbers with the same si		with granit	ein.		
	"				Mon opposice	9		
			ith the least significan ificant byte contains em					
II IAF	LLY I ING. WHI	ECUAL FUE ISSE LIGHT	THE CONTAINS EN	EN HUMBER OF BITS SE				