

# HPC-Performance Intel® VTune™ Profiler

Heinrich Bockhorst

Durham, April 11<sup>th</sup> 2024



# More Complete HPC Performance Overview

## MPI metrics added to HPC analysis

### MPI Imbalance Metric

- Metric for performance of rank on critical path
- Computational bottlenecks and outlier rank behavior now available in VTune Profiler
- For communication pattern problems between ranks use Intel® Trace Analyzer and Collector (ITAC)

### Threading: CPU Utilization


- Serial vs. Parallel time
- Top OpenMP regions by potential gain
- Tip: Use hotspot OpenMP region analysis for more detail

### Memory Access Efficiency

- Stalls by memory hierarchy
- Bandwidth utilization
- Tip: Use Memory Access analysis

### Vectorization: FPU Utilization

- FLOPS<sup>†</sup> estimates from sampling
- Tip: Use Intel Advisor for precise metrics and vectorization optimization



<sup>†</sup> For 3rd, 5th, 6th Generation Intel® Core™ processors and second generation Intel® Xeon Phi™ processor code named Knights Landing.

# Three Keys to HPC Performance:

Threading, Memory Access, Vectorization – Intel VTune™ Profiler

## Threading: CPU Utilization


- Serial vs. Parallel time
- Top OpenMP regions by potential gain
- Tip: Use hotspot OpenMP region analysis for more details

## Memory Access Efficiency


- Stalls by memory hierarchy
- Bandwidth utilization
- Tip: Use Memory Access analysis


## Vectorization: FPU Utilization

- FLOPS<sup>+</sup> estimates from sampling
- Tip: Use Intel Advisor for precise metrics and vectorization



# HPC-Performance





VTIntel VTune Profiler

P. + -

VT

☰

📄

▶

🔄

📁

⚙️

?

▼ sam...

r000hs  
r001ue  
r002ps  
r003so  
r004so  
r005so  
r006so  
r007so  
r008so

Welcome ×hpc-1.icx1 ×

HPC Performance Characterization🔍📖

Analysis ConfigurationCollection LogSummaryBottom-up

Grouping: OpenMP Region / OpenMP Barrier-to-Barrier Segment / Function / Call Stack

OpenMP Region / OpenMP Barrier-to-Barrier Segment / Function / Call Stack	Elapsed Time ▼	SP GFLOPS	OpenMP Potential Gain						
			Imbalance	Lock Contention	Creation	Scheduling	Reduction	Atomics	
▶_ZL16nbnxn_kernel_cpuRK11PairlistS	1.279s	1350.762	0.376s	0s	0.000s	0s	0s	0s	3
▶_Z10gmx_pme_doP9gmx_pme_tN3gr	1.001s	83.340	0.145s	0s	0s	0s	0s	0s	3
▶[Serial - outside parallel regions]	0.894s	0.147							
▶_ZN3gmx15constrain_lincsEbRK10t_i	0.381s	26.404	0.153s	0s	0s	0s	0s	0s	
▶_Z14spread_on_gridPK9gmx_pme_tF	0.325s	3.366	0.072s	0s	0.000s	0s	0s	0s	
▶_Z14spread_on_gridPK9gmx_pme_tF	0.300s	15.980	0.063s	0s	0s	0s	0s	0s	
▶_Z10gmx_pme_doP9gmx_pme_tN3gr	0.236s	194.914	0.080s	0s	0.000s	0s	0s	0s	
▶_ZL16calcBondedForcesRK22Interact	0.122s	55.170	0.032s	0s	0s	0s	0s	0s	
▶_ZL37nbnxn_atomdata_add_nbat_f_t	0.111s	0.000	0.027s	0s	0s	0s	0s	0s	
▶_Z14spread_on_gridPK9gmx_pme_tF	0.089s	0.000	0.026s	0s	0.000s	0.000s	0s	0s	
▶_ZN3gmx11Constraints4Impl5applyEb	0.078s	140.524	0.025s	0s	0s	0.000s	0s	0s	
▶_Z31nbnxn_atomdata_copy_x_to_nba	0.050s	0.000	0.014s	0s	0s	0.000s	0s	0s	
▶_ZN3gmx6Update4Impl13update_coo	0.042s	26.419	0.012s	0s	0.000s	0.000s	0s	0s	
▶_ZN3gmx6Update4Impl13finish_upda	0.041s	0.000	0.010s	0s	0s	0.000s	0s	0s	
▶_ZN3gmx12_GLOBAL__N_124reduce	0.040s	0.000	0.010s	0s	0s	0.000s	0s	0s	
▶_ZN11PairlistSet18constructPairlistsE	0.040s	48.416	0.008s	0s	0s	0s	0s	0s	
▶_Z23unwrap_periodic_pmegridP9gmx	0.030s	0.000	0.010s	0s	0s	0.000s	0s	0s	
▶_ZN11PairlistSet19dispatchPruneKern	0.028s	698.915	0.009s	0s	0s	0s	0s	0s	
▶_ZL10clearRVecsN3gmx8ArrayRefINS	0.015s	0.000	0.005s	0s	0.000s	0.000s	0s	0s	
▶_Z25dd_make_local_constraintsP12gr	0.014s	0.000	0.012s	0s	0s	0s	0s	0s	

🔍 + -

0s0.5s1s1.5s2s2.5s3s3.5s4s4.5s5s

Thread

CPU Time

Outgoing, (%), M Bandwidth

▶package\_145

▶package\_045

▶package\_0100.0%

▶package\_1100.0%

FILTER🔍100.0%

ProcessAny ProcessModuleAny ModuleCall Stack ModeUser functions + 1Loop ModeLoops and functionsInline ModeShow inline functions

Intel VTune Profiler

Elapsed Time: 5.187s

SP GFLOPS: 368.912  
DP GFLOPS: 0.013  
x87 GFLOPS: 0.000  
CPI Rate: 1.318  
Average CPU Frequency: 3.1 GHz  
Total Thread Count: 48

Effective Physical Core Utilization: 39.8% (19.118 out of 48)  
Effective Logical Core Utilization: 24.9% (23.928 out of 96)  
Serial Time (outside parallel regions): 0.894s (17.2%)  
Parallel Region Time: 4.293s (82.8%)  
Estimated Ideal Time: 3.175s (61.2%)  
OpenMP Potential Gain: 1.118s (21.6%)

Effective CPU Utilization Histogram

Memory Bound: 28.3% of Pipeline Slots  
Cache Bound: 23.0% of Clockticks  
DRAM Bound: 7.4% of Clockticks  
DRAM Bandwidth Bound: 0.0% of Elapsed Time  
NUMA: % of Remote Accesses: 19.0%

Bandwidth Utilization Histogram

Vectorization: 99.1% of Packed FP Operations  
Instruction Mix:


Scale Markers:

☒ Region Instance  
☐ OpenMP Barrier-to-Barrier Segment  
☒ Thread  
☒ Effective Time  
☐ Spin and Overhead...

☒ CPU Time  
☒ CPU Time  
☒ Spin and Overhead...

☒ DRAM Bandwidth  
☒ Average Bandwidth, ...  
☒ Read  
☒ Write  
☒ Total, GB/sec





# Get The Data You Need

## Tune OpenMP for Efficiency and Scalability

- Typical Questions:

Q: *"I put in pragmas, but why is my speed up far from linear?"*

A: Parallelization inefficiency

Q: *"I ran my app on a system with more cores but why does it run less efficiently than on the system with fewer cores?"*

A: Scalability issues

- Data Needed:

- 1) Is the serial time of my application significant enough to prevent scaling?
- 2) How much gain can be achieved by tuning OpenMP?
- 3) Which OpenMP regions / loops / barriers will benefit most from tuning?
- 4) What are the inefficiencies with each region?





# Tune OpenMP for Efficiency and Scalability

See the wall clock impact of inefficiencies, identify their cause

## Focus On What's Important

- What region is inefficient?
- Is the potential gain worth it?
- Why is it inefficient?  
Imbalance? Scheduling? Lock spinning?
- Intel® Xeon Phi systems supported



# What is Hindering Parallel Performance?

VTune™ Profiler Identifies Parallel Region Inefficiencies

Advanced Hotspots Hotspots viewpoint (change) ?

Collection Log Analysis Target Analysis Type Summary Bottom-up Caller/Callee Top-down Tree Tasks and Frames

Grouping: OpenMP Region / Function / Call Stack

OpenMP Region / Function / Call Stack	OpenMP Potential Gain						OpenMP Potential Gain (% of Collection Time)					
	Imbalance	Lock Con...	Crea...	Sch...	Red...	Other	Imbalance (%)	Lock Con...	Crea...	Sch...	Red...	Other (%)
conj_grad_Somp\$parallel:24@/home/vtune/work/apps/NPB/NPB3.3.1/NPB3.3-OMP/CG/cg.f:514:695	3.944s	0s	0.000s	0.002s	0.000s	0.010s	34.6%	0.0%	0.0%	0.0%	0.0%	0.1%
MAIN__Somp\$parallel:24@/home/vtune/work/apps/NPB/NPB3.3.1/NPB3.3-OMP/CG/cg.f:185:231	0.086s	0s	0s	0s	0s	0.000s	0.8%	0.0%	0.0%	0.0%	0.0%	0.0%
[Serial - outside any region]						0s						0.0%
MAIN__Somp\$parallel:24@/home/vtune/work/apps/NPB/NPB3.3.1/NPB3.3-OMP/CG/cg.f:339:345	0.000s	0s	0s	0s	0s	0s	0.0%	0.0%	0.0%	0.0%	0.0%	0.0%
MAIN__Somp\$parallel:24@/home/vtune/work/apps/NPB/NPB3.3.1/NPB3.3-OMP/CG/cg.f:361:365	0.000s	0s	0s	0s	0s	0s	0.0%	0.0%	0.0%	0.0%	0.0%	0.0%
MAIN__Somp\$parallel:24@/home/vtune/work/apps/NPB/NPB3.3.1/NPB3.3-OMP/CG/cg.f:263:269	0.000s	0s	0s	0s	0s	0s	0.0%	0.0%	0.0%	0.0%	0.0%	0.0%

Imbalance

Advanced Hotspots Hotspots viewpoint (change) ?

Collection Log Analysis Target Analysis Type Summary Bottom-up Caller/Callee Top-down Tree Tasks and Frames

Grouping: OpenMP Region / Function / Call Stack

OpenMP Region / Function / Call Stack	OpenMP Potential Gain						OpenMP Potential Gain (% of Collection Time)					
	Imbalance	Lock Con...	Creation	Scheduling	Reduc...	Other	Imbalance (%)	Lock Con...	Crea...	Scheduling (%)	Red...	Other (%)
conj_grad_Somp\$parallel:24@/home/vtune/work/apps/NPB/NPB3.3.1/NPB3.3-OMP/CG/cg.f:514:695	0.206s	0s	0.000s	3.128s	0.001s	0.002s	1.7%	0.0%	0.0%	25.9%	0.0%	0.0%
MAIN__Somp\$parallel:24@/home/vtune/work/apps/NPB/NPB3.3.1/NPB3.3-OMP/CG/cg.f:185:231	0.075s	0.000s	0s	0s	0s	0.000s	0.6%	0.0%	0.0%	0.0%	0.0%	0.0%
[Serial - outside any region]						0s						0.0%
MAIN__Somp\$parallel:24@/home/vtune/work/apps/NPB/NPB3.3.1/NPB3.3-OMP/CG/cg.f:339:345	0.000s	0s	0s	0s	0s	0.000s	0.0%	0.0%	0.0%	0.0%	0.0%	0.0%

Likely culprit:

Dynamic scheduling overhead


# Tune OpenMP for Efficiency and Scalability

See inside each parallel region – Understand the cause of inefficiency

## Detailed Barrier to Barrier Analysis

- Tune each segment separately
- Easier to see tuning opportunities


```
#pragma omp parallel
{
  ...
  #pragma omp barrier
  #pragma omp single
  {
    ...
  }
  #pragma omp for
  {
    ...
  }
}
```



Grouping: OpenMP Region / OpenMP Barrier-to-Barrier Segment / Function / Call Stack

OpenMP Region / OpenMP Barrier-to-Barrier Segment / Function / Call Stack	OpenMP Potential Gain						OpenMP Potential Gain (% of Collection ...
	Imbalance	Lock Contention	Creation	Scheduling	Reduction	Other	
3.3-OMP/CG/cg.f:514:695	3.944s	0s	0.000s	0.002s	0.000s	0.010s	34.7%
NPB3.3.1/NPB3.3-OMP/CG/cg.f:580	3.725s	0s	0s	0.000s	0s	0.008s	32.8%
NPB3.3.1/NPB3.3-OMP/CG/cg.f:683	0.149s	0s	0s	0s	0s	0.000s	1.3%
NPB3.3.1/NPB3.3-OMP/CG/cg.f:664	0.014s	0s	0s	0.000s	0s	0.000s	0.1%

# Using KMP\_AFFINITY=compact,1



# Notices & Disclaimers

Intel technologies may require enabled hardware, software or service activation. Learn more at [intel.com](https://intel.com) or from the OEM or retailer.

Your costs and results may vary.

Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.

**Optimization Notice:** Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice Revision #20110804. <https://software.intel.com/en-us/articles/optimization-notice>

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors.

Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. See backup for configuration details. For more complete information about performance and benchmark results, visit [www.intel.com/benchmarks](https://www.intel.com/benchmarks).

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See configuration disclosure for details. No product or component can be absolutely secure.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

