HPC-Performance Intel® VTune TM Profiler

Heinrich Bockhorst

Durham, April 11th 2024



Intel® VTune Profiler -

More Complete HPC Performance Overview

MPI metrics added to HPC analysis

MPI Imbalance Metric

- Metric for performance of rank on critical path
- Computational bottlenecks and outlier rank behavior now available in VTune Profiler
- For communication pattern problems between ranks use Intel® Trace Analyzer and Collector (ITAC)

Threading: CPU Utilization


- Serial vs. Parallel time
- Top OpenMP regions by potential gain
- Tip: Use hotspot OpenMP region analysis for more detail

Memory Access Efficiency

- Stalls by memory hierarchy
- Bandwidth utilization
- Tip: Use Memory Access analysis

Vectorization: FPU Utilization

- FLOPS † estimates from sampling
- Tip: Use Intel Advisor for precise metrics and vectorization optimization



[†] For 3rd, 5th, 6th Generation Intel® Core™ processors and second generation Intel® Xeon Phi™ processor code named Knights Landing.

Three Keys to HPC Performance:

Threading, Memory Access, Vectorization – Intel VTune™ Profiler

Threading: CPU Utilization


- Serial vs. Parallel time
- Top OpenMP regions by potential gain
- Tip: Use hotspot OpenMP region analysis for more de

Memory Access Efficiency


- Stalls by memory hierarchy
- Bandwidth utilization
- Tip: Use Memory Access analysis


Vectorization: FPU Utilization


- FLOPS † estimates from sampling
- Tip: Use Intel Advisor for precise metrics and vectoriz




HPC-Performance









Get The Data You Need

Tune OpenMP for Efficiency and Scalability

Typical Questions:

Q: "I put in pragmas, but why is my speed up far from linear?"

A: Parallelization inefficiency

Q: "I ran my app on a system with more cores but why does it run less efficiently than on the system with fewer cores?"

A: Scalability issues


- Data Needed:
- 1) Is the serial time of my application significant enough to prevent scaling?
- 2) How much gain can be achieved by tuning OpenMP?
- 3) Which OpenMP regions / loops / barriers will benefit most from tuning?
- 4) What are the inefficiencies with each region?


Tune OpenMP for Efficiency and Scalability

See the wall clock impact of inefficiencies, identify their cause

Focus On What's Important


- What region is inefficient?
- Is the potential gain worth it?
- Why is it inefficient? Imbalance? Scheduling? Lock spinning?
- Intel® Xeon Phi systems supported






What is Hindering Parallel Performance?

VTune™ Profiler Identifies Parallel Region Inefficiencies



Imbalance



Likely culprit:

Dynamic scheduling overhead


Tune OpenMP for Efficiency and Scalability


See inside each parallel region – Understand the cause of inefficiency

Detailed Barrier to Barrier Analysis

Tune each segment separately


Easier to see tuning opportunities





	Grouping:	OpenMP Region / OpenMP	gion / OpenMP Barrier-to-Barrier Segment / Function / Call Stack								
	OpenMP Region / OpenM Barrier-to-Barrier Segmen Function / Call Stack		OpenMP Potential Gain					≪	OpenMP 🔊		
			Imbalance	Lock Contention	Creation	Scheduling	Reduction	Other	Potential Gain (% of Collection		
	3.3-OMP/C	G/cg.f:514:695	3.944s	0s	0.000s	0.002s	0.000s	0.010s	34.7%		
	VPB3.3.1/NF	PB3.3-OMP/CG/cg.f:580	3.725s	0s	0s	0.000s	0s	0.008s	32.8%		
	VPB3.3.1/NF	PB3.3-OMP/CG/cg.f:683	0.149s	0s	0s	0s	0s	0.000s	1.3%		
	NPB3.3.1/NF	PB3.3-OMP/CG/cg.f:664	0.014s	0s	0s	0.000s	0s	0.000s	0.1%		

Using KMP_AFFINITY=compact,1



Notices & Disclaimers

Intel technologies may require enabled hardware, software or service activation. Learn more at intel.com or from the OEM or retailer.

Your costs and results may vary.

Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.

Optimization Notice: Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice Revision #20110804. https://software.intel.com/en-us/articles/optimization-notice

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors.

Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. See backup for configuration details. For more complete information about performance and benchmark results, visit www.intel.com/benchmarks.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See configuration disclosure for details. No product or component can be absolutely secure.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

#