## Programming in heterogeneous environments with SYCL and OpenMP offloading

Dec 12 – 13, 2023 ONLINE

Europe/Vienna timezone











## The Speakers



Soner Steiner *VSC* 



Georg Zitzlsberger *IT4I* 

### Slides and Labs

course\_material

## Agenda DAY1

#### DAY 1 - THEME: PROGRAMMING WITH ONEAP!

Time	Session name / description	Presenter
09:30	Welcome	Soner/Claudia
09:40	Introduction to oneAPI and DevCloud infrastructure	Soner
10:00	Introduction to the VSC5 Cluster, login and job submit	Soner
10:15	Intro Programming CPU/GPU using SYCL	Georg
11:00	Coffee	
11:15	Advanced Programming CPU/GPU using SYCL	Soner
12:00	Lunch	
13:00	LAB1: INTRODUCTORY SYCL	Georg
14:30	Coffee	
14:45	LAB2: ADVANCED SYCL	Soner
16:00	End of Day 1	

## Agenda DAY2

#### DAY 2 - THEME: PROGRAMMING WITH ONEAP! AND PROFILING

Time	Session name / description	Presenter
09:30	Welcome	Soner/Claudia
09:40	Porting CUDA code to SYCL using the Compatibility Tool	Georg
10:30	HANDS-ON WITH COMPATIBILITY TOOL A hands-on lab session where you can try porting a CUDA code to oneAPI with the help of the Compatibility Tool	Georg
11:00	Coffee	
11:15	OFFLOADING WITH C/C++ and FORTRAN Offloading using OpenMP mainly in C/C++ Offloading using OpenMP in FORTRAN Automatic offloading using DO CONCURRENT	Soner
12:00	Lunch	
13:00	LAB3: HANDS-ON OFFLOADING WITH OPENMP	Soner
14:30	Coffee	
14:45	LAB4: HANDS-ON VTUNE A hands-on lab session where you can use the Vtune and Advisor profilers to assess the performance of some example codes.	Soner
16:00	End of Day 2	

# 

#### Notices and Disclaimers

- Performance varies by use, configuration and other factors. Learn more at <a href="www.Intel.com/PerformanceIndex">www.Intel.com/PerformanceIndex</a>
- Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See backup for configuration details. No product or component can be absolutely secure.
- You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.
- The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.
- No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this
  document, with the sole exception that a) you may publish an unmodified copy and b) code included in this
  document is licensed subject to the Zero-Clause BSD open source license (0BSD),
  <a href="https://opensource.org/licenses/0BSD">https://opensource.org/licenses/0BSD</a>. You may create software implementations based on this document and in
  compliance with the foregoing that are intended to execute on the Intel product(s) referenced in this document. No
  rights are granted to create modifications or derivatives of this document.
- No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document, with the sole exception that code included in this document is licensed subject to the Zero-Clause BSD open source license (OBSD), http://opensource.org/licenses/0BSD.
- No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this
  document.
- Code names are used by Intel to identify products, technologies, or services that are in development and not publicly available. These are not "commercial" names and not intended to function as trademarks.
- © Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.