CS3210 Cheat Sheet

Chapter 2

Primatives

- Locks
- Semaphores Binary/Mutex and Counting (Wait, Signal)

Consumer

items.wait ()

mutex.wait ()

mutex.signal ()

spaces.signal ()

event.process ()

event = buffer.get ()

- Condition Variables (Wait, Signal, Broadcast)
- Monitors (Mutex + CV)
- Starvation, Deadlock

Producer-consumer with finite buffer

Producer

- event = waitForEvent ()
- spaces.wait ()
- mutex.wait () buffer.add (event)
- mutex.signal ()
- items.signal ()

Lightswitch Definition

class Lightswitch:

- def __init__ (self):
 - self.counter = 0
- self.mutex = Semaphore (1)
- def lock (self, semaphore): self.mutex.wait ()
 - self.counter += 1
 - if self.counter == 1:
 - semaphore.wait () self.mutex.signal ()
- def unlock (self, semaphore):
- self.mutex.wait ()
- self.counter -= 1
- if self.counter == 0:
- semaphore.signal ()
- self.mutex.signal ()

Readers-Writers Turnstile

Writers

- turnstile.wait ()
- roomEmpty.wait ()
- # critical section for writers
- turnstile.signal ()
- roomEmpty.signal ()

Readers

- turnstile.wait ()
- turnstile.signal ()
- readSwitch.lock (roomEmpty)
- # critical section for readers
- readSwitch.unlock (roomEmpty)

Readers-Writers with priorities

Writers

- writeSwitch.lock (noReaders)
- noWriters.wait ()
- # critical section for writers
- noWriters.signal()
- writeSwitch.unlock (noReaders)

Readers

- noReaders.wait ()
 - readSwitch.lock (noWriters)
- noReaders.signal ()
- # critical section for readers
- readSwitch.unlock (noWriters)

Chapter 3

Levels of Parallelism

- Single Processor:
 - o Bit Level
 - o Instruction Level
 - o Thread Level
- Process Level • Multiple Processors:
- o Prcessor Level

Bit Level

Word size (16-bit, 32-bit, 64-bit)

Instruction Level

- 1. Pipelining split instruction execution into multiple stages, then allow multiple instructions to occupy different stages in the same clock cycle; number of pipeline stages == maximum achievable speedup
- 2. Superscalar duplicate pipelines, allow multiple instructions to pass through the same stage

Thread Level Parallelism

• Simultaneous Multi-threading - Hyper-threading; Run multiple (2) threads at the same time

Process Level Parallelism

- Instead of multiple threads, can use multiple processes to work in parallel.
- Each process needs an independent set of processor context \rightarrow can be mapped to multiple processor cores

Flynn's Taxonomy

- Single Instruction Single Data (SISD)
- Single Instruction Multiple Data (SIMD) SSE, AVX
- Multiple Instruction Single Data (MISD) Space Shuttle
- Multiple Instruction Multiple Data (MIMD) multiprocessor

Memory Organization

- Distributed-Memory Multicomputers:
 - * Memory in a node is private, use message-passing to exchange data
- Shared-memory Multiprocessors
 - * Data-exchanges between nodes through shared
 - Uniform Memory Access (UMA)
 - * Latency of accessing main memory is same for all
 - * Main memory is congregated at some other area separate from processors
 - Non-Uniform Memory Access (NUMA)
 - * Also known as distributed SHARED-MEMORY
 - * Physically distributed memory of all processing elements combined to form a global shared-memory address space
 - * Access local memory is fater than remote memory for a processor \rightarrow non-uniform access time
 - * Related: Cache Coherent NUMA (ccNUMA) -
 - Each node has cache memory to reduce contention • Cache-only Memory Access (COMA)
 - * Quite similar to NUMA, replace memory with a
 - * Data migrates dynamically and continuously according to cache coherence scheme
- Hybrid (Distributed-Shared Memory)

Shared Memory Systems

- Advantages
 - No need to partition code or data
 - \circ No need to physically move data among processors \rightarrow communication is efficient
- Disadvantages
 - Special synchronization constructions required
 - Lack of scalability due to contention

Multicore Architecture

- Hierachical design
- Pipelined design
- Network-based design Interconnection networks

Chapter 4

What limits parallelism? Dependencies, Overheads in parallelism (context switching), Synchronization

Instruction Parallelism


- Flow dependency Read after Write, aka True dependency
- Anti-dependency Write after Read
- Output dependency Write after Write

$$I_1: R_1 \leftarrow A$$

$$I_2$$
: $R_2 \leftarrow R_2 + R_1$

$$I_3$$
: $R_1 \leftarrow R_2$

$$I_4$$
: B \leftarrow R₁



Instructions: I₁, I₂, I₃, I₄ Registers: R₁, R₂, R₃ Memory addresses: A, B δ^{f} : (**RAW**) flow dependency δa: (WAR) anti-dependency

δ°: (WAW) output dependency

Loop Parallelism Data Parallelism

- Partition the data used in solving the problem among the processing units; each processing unit carries out similar operations on its part of the data.
- SIMD computers / instructions exploit data parallelism
- (Data Parallelism on MIMD) SPMD (Single Program Multiple Data) - one parallel program executed by all processors in parallel (both shared and distributed address space); example is MPI

Task Parallelism

- Partition the tasks in solving the problem among the processing units
- Example: Different components of an SQL statement

Task Dependence Graph

- Critical Path Length: Minimum (slowest) completion time
- Degree of concurrency = Total Work / Critical Path Length

Parallel Programming Patterns

- Fork-JoinParbegin-Parend OpenMP
- SIMD SSE instruction treats xmm registers (128 bit) as 4 32-bit floating point values $\ensuremath{\mathrm{SPMD}}$ - $\ensuremath{\mathrm{MPI}}$
- Master-slave
- Client-Server (MPMD model)
- Pipelining
- Task (Work) Pools
- Producer-Consumer

Chapter 5

CPU Time (No memory miss)

Time_{user}(A) =
$$N_{\text{cycle}}(A) \times \text{Time}_{\text{cycle}}$$
 (1)

$$N_{\text{cycle}}(A) = \sum_{i=1}^{n} n_i(A) \times \text{CPI}_i$$
 (2)

$$_{i=1}^{i=1}$$
 Time_{user}(A) = $N_{\text{instructions}}(A) \times \text{CPI}(A) \times \text{Time}_{\text{cvcle}}$ (4)

CPU Time (With memory miss)

Memory Access Time

$$\text{Time}_{\text{user}}(A) = (N_{\text{cycle}}(A) + N_{\text{mm_cycle}}(A)) \times \text{Time}_{\text{cycle}}$$

Consider a one-level cache:

$$N_{\text{mm_cycle}}(A) = N_{\text{read_cycle}}(A) + N_{\text{write_cycle}}(A)$$
 (5

$$N_{\text{read_cycle}}(A) = N_{\text{read_op}}(A) \times R_{\text{read_miss}}(A) \times N_{\text{miss_cycles}}(A)$$
 (6)

$$N_{\text{write_cycle}}(A) = N_{\text{write_op}}(A) \times R_{\text{write_miss}}(A) \times N_{\text{miss_cycles}}(A)$$

Refinement with Memory Access Time

 $\mathrm{Time}_{\mathrm{user}}(A) = \left(N_{\mathrm{instructions}}(A) \times \mathrm{CPI}(A) + N_{\mathrm{rw_op}}(A) \times R_{\mathrm{rw_miss}}(A) \times N_{\mathrm{rw_cycles}}(A)\right) \times \mathrm{Time}_{\mathrm{cycle}}(A)$

Average Memory Access Time

Average read access time = Time for read hit + Time for read miss

$$T_{\text{read_access}}(A) = T_{\text{read_hit}}(A) + R_{\text{read_miss}}(A) \times T_{\text{read_miss}}(A)$$
 (9)

Two-level Cache example:

$$T_{\text{read_access}}(A) = T_{\text{read_hit}}^{L1}(A) + R_{\text{read_miss}}^{L1}(A) \times T_{\text{read_miss}}^{L1}(A)$$
 (10)

$$T_{\rm read_miss}^{L1}(A) = T_{\rm read_hit}^{L2}(A) + R_{\rm read_miss}^{L2}(A) \times T_{\rm read_miss}^{L2}(A) \end{substitute} \tag{11}$$

Global Miss Rate:

$$R_{\text{read_miss}}^{L1}(A) \times R_{\text{read_miss}}^{L2}(A)$$
 (12)

MIPS, MFLOPS

$$MIPS(A) = \frac{N_{\text{instr}}(A)}{\text{Time}_{\text{user}}(A) \times 10^6} = \frac{\text{clock_frequency}}{CPI(A) \times 10^6}$$
 (13)

$$MFLOPS(A) = \frac{N_{\text{fl_ops}}(A)}{\text{Time}_{\text{user}}(A) \times 10^6}$$
 (14)

Parallel Execution Time

- $T_p(n)$ time for p processors to work on problem of size n $C_n(n) = p \times T_n(n)$
- $C_p(n)$ cost of a parallel program with input size n executed on p processors
- Parallel program is cost optimal if it executes the same total number of operations as the fastest sequential program

$$S_p(n) = \frac{T_{best_seq}(n)}{T_p(n)} \tag{16}$$

- $S_p(n)$ is the speedup of the parallel program on p processors
- Theoretically $S_p(n) \leq p$ always holds
- In practice $S_p(n) > p$ can occur due to better cache locality, early termination

$$E_p(n) = \frac{T_*(n)}{C_p(n)} = \frac{S_p(n)}{p} = \frac{T_*(n)}{p \times T_p(n)}$$
(17)

- Use $T_*(n)$ as a shorthand for $T_{best_seg}(n)$
- Efficiency measures the actual degree of speedup performance achived compared to the maximum
- In an ideal speedup $S_p(n) = p \to E_p(n) = 1$

Parallel Laws

Amdahl's Law

- Speedup of parallel execution is limited by the fraction of the algorithm that cannot be parallelized, f
- f(0 < f < 1) the sequential fraction
- "Fixed-workload" performance

$$S_p(n) = \frac{T_*(n)}{f \times T_*(n) + \frac{1 - f}{f} T_*(n)} = \frac{1}{f + \frac{1 - f}{f}} \le \frac{1}{f}$$
 (18)

$$S_p(n) = \frac{p}{1 + (p-1)f} \tag{19}$$

Gustafson's Law

- In many computing problems, f is not a constant
- Depends on problem size n: f is a function of n, f(n)
- An effective parallel algorithm is:

$$\lim_{n \to \infty} f(n) = 0 \tag{20}$$

• Thus speedup:

$$\lim_{n \to \infty} S_p(n) = \frac{p}{1 + (p-1)f(n)} = p \tag{21}$$

• In such cases, we can have

$$S_n(n)$$

$$S_p(n) = \frac{\tau_f + \tau_v(n, 1)}{\tau_f + \tau_v(n, p)}$$
(23)

Assume parallel program is perfectly parallelizable (without overheads):

$$\tau_v(n,1) = T^*(n) - \tau_f \text{ and } \tau_v(n,p) = \frac{T^*(n) - \tau_f}{p}$$
 (24)

$$S_p(n) = \frac{\tau_f + T^*(n) - \tau_f}{\tau_f + \frac{T^*(n) - \tau_f}{p}} = \frac{\frac{\tau_f}{T^*(n) - \tau_f} + 1}{\frac{\tau_f}{T^*(n) - \tau_f} + \frac{1}{p}}$$
(25)

If T * (n) increase strongly monotonically with n, then

$$\lim_{n \to \infty} S_p(n) = p \tag{26}$$

Chapter 6

Memory Consistency Models

Relaxed Consistency

- Only if instructions operate on different memory locations
- Write-to-Read Program Order
 - o Total Store Ordering (TSO)
- o Processor Consitency (PC)
- Write-to-Write Program Order
 - o Partial Store Ordering (PSO)

TSO

- Can reorder $W \to R$ All processors see updates in the same order

PC

- Can reorder $W \to R$
- Different processors can see updates in different orders
- Note: Ordering should still be consistent for updates coming from the same processor
- P1 executes $X \to Y$, if P2 saw Y, then P2 must have seen X
- But if P1 executes X and P2 executes Y, if P3 sees X first, it is possible for P4 to see Y first instead

PSO

- Can reorder $W \to R$ Can reorder $W \to W$ Similar to TSO, processors see updates in same order

Interconnection Networks

Direct Interconnect

- Diameter maximum distance between any pair of nodes. Small diameter ensures small distances for message
- Node Degree number of direct neighbours of node. Small node degree reduces the node hardware overhead.
- Graph Degree maximum degree of a node in network G. • Bisection width - minimum number of edges that must be
- removed to divide network into two equal halves. (Bottlenecks) capacity of network to transmit messages simultaneously.
- Bisection bandwidth total bandiwth available between the two bisected portion of the network.
- Node connectivity minimum number of nodes that must fail to disconnect the network. Determines the robustness of
- Edge connectivity minimum number of edges that must fail to disconnect the network. Determine number of independent paths between any pair of nodes.

network G with n nodes	degree $g(G)$	diameter $oldsymbol{\delta}(G)$	edge- connectivity $ec(G)$	bisection bandwidth $B(G)$
linear array	2	n-1	1	1
ring	2	$\lfloor \frac{n}{2} \rfloor$	2	2
d -dimensional mesh $(n = r^d)$	2 <i>d</i>	$d(\sqrt[d]{n}-1)$	d	$n^{\frac{d-1}{d}}$
d -dimensional torus $(n = r^d)$	2 <i>d</i>	$d\left\lfloor \frac{\sqrt[d]{n}}{2} \right\rfloor$	2d	$2n^{\frac{d-1}{d}}$
k-dimensional hyper- cube $(n = 2^k)$	$\log n$	$\log n$	$\log n$	$\frac{n}{2}$
k-dimensional CCC-network $(n = k2^k \text{ for } k \ge 3)$	3	$2k-1+\lfloor k/2 \rfloor$	3	$\frac{n}{2k}$
complete binary tree $(n = 2^k - 1)$	3	$2\log\frac{n+1}{2}$	1	1
k -ary d -cube $(n = k^d)$	2 <i>d</i>	$d \lfloor \frac{k}{2} \rfloor$	2d	$2k^{d-1}$

Indirect Interconnect

- Bus Network
 Crossbar Network
 $n \times m$ switches
 Multistage Switching Network
 - o Omega network
 - * $n \times n$ Omega network has $\log n$ stages
 - * $\frac{n}{2}$ switches per stage
 - * Switch position: (α, i)
 - * α: position of switch within a stage
 - * i: stage number
 - * Edge between (α, i) and $(\beta, i+1)$ where

 - * $\beta = \alpha$ by a cyclic left bit shift
 - * $\beta = \alpha$ by a cyclic left bit shift + inversion of LSBit • Butterfly network
 - Should be same number of switches and stages as
 - Omega * Node (α, i) connects to:
 - * $(\alpha, i+1)$, straight edge
 - * (α', i) , α and α' differ in the (i + 1)th bit from
 - the left, i.e. cross edge
- Baseline network

Routing

Classification

- Based on path length
 - * Minimal or Non-minimal routing: whether shortest path is always chosen
- Based on adaptivity
 - * Deterministic: Always same path for same pair of (source, destination) node
 - * Adaptive: May take into account network status and adapt accordingly, e.g. avoid congested path, avoid dead nodes, etc.

XY Routing for 2D Mesh

- $\begin{array}{l} \bullet \ \, (X_{src},Y_{src}) \rightarrow (X_{dst},Y_{dst}) \\ \bullet \ \, \text{Move in X direction until } X_{src} == X_{dst} \\ \bullet \ \, \text{Move in Y direction until } Y_{src} == Y_{dst} \end{array}$

E-Cube Routing for Hypercube

- $(\alpha_{n-1}, \alpha_{n-2}, \dots, \alpha_1, \alpha_0) \rightarrow (\beta_{n-1}, \beta_{n-2}, \dots, \beta_1, \beta_0)$
- Start from MSB to LSB (or LSB to MSB)
- Find first different bit
- Go to the neighboring node with the bit corrected
- At most n hops

XOR-Tag Routing for Omega Network

- Let T =Source Id \oplus Destination Id
- At stage-k:
- Go straight if bit k of T is 0
- Crossover if bit k of T is 1

 Copyright © 2018 Edmund Mok