
Makefiles


https://www.cs.colostate.edu/~cs157/LectureMakefile.pdf

https://s3-us-west-2.amazonaws.com/secure.notion-static.com/7ab3e7de-106e-4 e33-a10a-033bc12205a2/LectureMakefile.pdf

1. How does Makefile work?


- a. Makefile will look for the first rule and then check for the dependencies. It will then look if those dependencies have other dependencies. Once this is done, it will map it out as a tree and verify if the executable is in place. If no, it will compile the c files and produce the o files and final executable. If executable is already present, it will check if there are any updates to header or source files.
- 2. Why do I need to use the -c flag when giving the rules to compile an object file in Makefile?
 - a. This will tell the compiler to compile the c files.
- 3. The make file below compiled the program successfully with the -c flag (I was getting an error before that). But when I removed the flag, and run make, it says nothing to be done for all. Why?
 - a. Because I didn't make any changes to the source files.





- 4. It's important to include the header files into makefile so that whenever there are changes to the header files, the c files will be recompiled. Else it wouldn't be.
- 5. What are the advantages of having several dependencies? It makes it quicker to compile because it will only recompile the file that has been changed. If I put everything in one rule, it will rerun all files regardless of how many files changed.

```
| Management | Man
```



6. Even using the way this Makefile is written, it still only update the changed div.c file before relinking everything.

```
M Makelle

M Assission

1 cc = gcc

2 CFLAGS = -Nell -Nextra -Nerror

3 DFLAS = Nell -Nextra -Nerror

3 DFLAS = Nell -Nextra -Nerror

3 DFLAS = Nell -Nextra -Nerror

4 DFLAS = Nell -Nextra -Nerror

5 MAPILES = Nell -Nextra -Nerror

5 MAPILES = Nell -Nextra -Nerror

6 DFLAS = Nell -Nextra -Nerror


7 All: libit

9 110FTLS (NONFILES) -1 DIFT


10 SCC | SCONFILES | SCONFILES | SCONFILES | SCONFILES | Nell | Nextra -Nerror

11 | SCC | SCONFILES | SCONF
```

7. Notice that I put %.c in the recipe. This doesn't work as with the target and dependency.




8. The form below recompiles everything.




9. How make clean works (with rm -f) and what happens when I recompile? Clean removed the .o files forcibly and without rm prompting for permission with the -f flag

(if file doesn't permit writing, -f will ignore this and remove the file), -f also ignores non-existent files. When I used make, it will use the c files (gcc -c directive) to generate the output files.



Makefile: fclean gives error if program is not yet built

Thanks for contributing an answer to Stack Overflow! Please be sure to answer the question. Provide details and share your research! Asking for help, clarification, or responding to other






What Actually "rm -rf" Command Do in Linux?

The rm command is a UNIX and Linux command line utility for removing files or directories on a Linux system. In this article, we will clearly explain what actually "rm -rf" command can do in Linux.






10. Once I removed the .o files, does it mean that the libft executable is corrupted? Nope, the libft still works because it's a separate file used in a separate process.



11. After fclean, make will generate object files from the c files.



12. Why do I need to include the libft.a together when compiling it with my something.c which is using the header test.h (but something.c isn't part of the Makefile)?

```
ile Edit Selection View Go Run Terminal Help
                                                                       C something.c X C hello.c

✓ HELLO IWSL: UBUNTU-20.... C something.c >

                                                                                                                                                                                                                                                                                       c hello.c libft.a sum.o
n@LAPTOP-8RHC3NEP:~/hello$ ar -t libft.a
   > .vscode
                                                                                                                                                                                                                                                                            ekeen@LA
hello.o
                                                                           int main(void)
                                                                                                                                                                                                                                                                            div.o
                                                                                                                                                                                                                                                                           div.o

deken@LAPTOP-8RHC3NEP:~/hello$ vim something.c

ekeen@LAPTOP-8RHC3NEP:~/hello$ gcc something.c

ekeen@LAPTOP-8RHC3NEP:~/hello$ ./a.out

ekeen@LAPTOP-8RHC3NEP:~/hello$ ./a.out

sekeen@LAPTOP-8RHC3NEP:/hello$ something.c

a.out div.o hello.o something.c sum.o

ekeen@LAPTOP-8RHC3NEP:~/hello$ ./a.out

ekeen@LAPTOP-8RHC3NEP:~/hello$ m a.out


ekeen@LAPTOP-8RHC3NEP:~/hello$ m ma.out

ekeen@LAPTOP-8RHC3NEP:~/hello$ m a.out
   ≣ div.o
                                                                                      div(2, 4);
   C hello.c


 hello.o
   ≣ libft.a
   M Makefile
   C sum.c
                                                                                                                                                                                                                                                                             ekeen@LAPTOP-8RHC3NEP:~/hello$ make fclean
                                                                                                                                                                                                                                                                            rm -f hello.o sum.o div.o
rm -f libft.a
   C test.h
                                                                                                                                                                                                                                                                              ekeen@LAPTOP-8RHC3NEP:~/hello$ ls
                                                                                                                                                                                                                                                                           ekeen@LAPTOP-SRHC3NEP:-/hello$ is
MakeFile div.c hello.c something.c sum.c test.h
ekeen@LAPTOP-SRHC3NEP:-/hello$ make
gcc -c hello.c sum.c div.c -Wall -Wextra -Werror
ar -csr libft.a hello.o sum.o div.o
ekeen@LAPTOP-SRHC3NEP:-/hello$ gcc something.c
ekeen@LAPTOP-SRHC3NEP:-/hello$ /a.out
                                                                                                                                                                                                                                                                            ekeen@LAPTOP-8RHC3NEP:~/hello$ rm a.out
ekeen@LAPTOP-8RHC3NEP:~/hello$ make fclean
rm -f hello.o sum.o div.o
                                                                                                                                                                                                                                                                           rm -f hello.o sum.o div.o
rm -f libft.a
ekeen@LAPTOP-8RHC3NEP:~/hello$ make
gcc -c hello.c sum.c div.c -wall -wextra -werror
ar -csr libft.a hello.o sum.o div.o
ekeen@LAPTOP-8RHC3NEP:~/hello$ gcc something.c
ekeen@LAPTOP-8RHC3NEP:~/hello$ gcc something.c
ekeen@LAPTOP-8RHC3NEP:~/hello$ y./a.out
akeen@LAPTOP-SRHC3NEP:~/hello$ y./a.out
```

13. When using ar without the %.o: %.c rule, I can just modify any file and it will recompile only the modified file (in this example, it's sum.c). So how does ar actually work? How substitution reference produce the .o files?

```
Makefile X C something.c
                                                   C sum.c ▷ □ ··· PROBLEMS OUTPUT
                                                                                              TERMINAL
                                                                                                        M Makefile
                                                                        ekeen@LAPTOP-8RHC3NEP:~/hello$ make
  1 cc = gcc
                                                                       cc -Wall -Wextra -Werror -c -o hello.o hello.c
cc -Wall -Wextra -Werror -c -o sum.o sum.c
cc -Wall -Wextra -Werror -c -o div.o div.c
      CFLAGS = -Wall -Wextra -Werror
      NAME = libft.a
                                                                        ar -csr libft.a hello.o sum.o div.o
      DEPS = test.h
                                                                        ekeen@LAPTOP-8RHC3NEP:~/hello$ make
      SRC = hello.c sum.c div.c
                                                                        cc -Wall -Wextra -Werror -c -o sum.o sum.c
      OBJ = $(SRC:.c=.o) #substitution references transform
                                                                     ar -csr libft.a hello.o sum.o d<u>i</u>v.o
                                                                         ekeen@LAPTOP-8RHC3NEP:~/hello$
      all: $(NAME)
      $(NAME): $(OBJ)
         ar -csr $(NAME) $(OBJ)
      fclean: clean
         rm -f $(NAME)
       rm -f $(OBJ)
      re: fclean all
       .PHONY: clean fclean re #to tell make that a target i
```



14. Here, I excluded "all", a pseudo target (doesn't exist as a file) out of .PHONY and create an actual all.c file. What happened was that the all.c file got compiled with libft.a to produce an executable file all (but all.c is an empty file, only something.c has included test.h header). A good practice is to include all targets that aren't dependent on actual files in .PHONY to avoid unintended behavior (Make is assuming that it's a file, hence it will always recompile the file even if nothing has changed) and save time during compilation.



```
M Makefile X C something.c
                                             C hello.c
                                                                   C sum.c
                                                                                                       ▷ Ⅲ …
                                                                                                                                        M Makefile
                                                                                                                        rm -f libft.a
        cc = gcc
                                                                                                                        ekeen@LAPTOP-8RHC3NEP:~/hello$ vim all.c
        CFLAGS = -Wall -Wextra -Werror
                                                                                                                        ekeen@LAPTOP-8RHC3NEP:~/hello$ make
                                                                                                                       excengtAPTOP-SRHGJNEP: ~/nelIOS make
cc -Wall -Wextra -Werror -c -o hello.o hello.c
cc -Wall -Wextra -Werror -c -o sum.o sum.c
cc -Wall -Wextra -Werror -c -o div.o div.c
ar -csr libft.a hello.o sum.o div.o
cc -Wall -Wextra -Werror all.c libft.a -o all
        NAME = libft.a
        DEPS = test.h
        SRC = hello.c sum.c div.c
        OBJ = $(SRC:.c=.o) #substitution references transforms the contents c
                                                                                                                        ekeen@LAPTOP-8RHC3NEP:~/hello$ make
                                                                                                                        cc -Wall -Wextra -Werror -c -o sum.o sum.c
        all: $(NAME)
                                                                                                                            -csr libft.a hello.o sum.o div.o
                                                                                                                       cc -Wall -Wextra -Werror all.c libft.a -o all ekeen@LAPTOP-8RHC3NEP:~/hello$ ls
        $(NAME): $(OBJ)
                                                                                                                        Makefile div.o something.c test.a all hello.c something.o test.h all.c hello.o sum.c div.c libft.a sum.o
             ar -csr $(NAME) $(OBJ)
        fclean: clean
            rm -f $(NAME)
                                                                                                                        ekeen@LAPTOP-8RHC3NEP:~/hello$ ./all
                                                                                                                        new changes tests rrrrsss errrr tada tada tada tad
        clean:
             rm -f $(OBJ)
                                                                                                                              n@LAPTOP-8RHC3NEP:~/hello$ ls
                                                                                                                        Makefile div.o something.c test.a all hello.c something.o test.h
         re: fclean all
                                                                                                                        all. nello.c sometring.o test.n
all.c hello.o sum.c
div.c libft.a sum.o
ekeen@LAPTOP-SRHC3NEP:~/hello$ cat all.c
ekeen@LAPTOP-SRHC3NEP:~/hello$ cat something.c
#include "test.h"
         .PHONY: clean fclean re #to tell make that a target is not a real fil
                                                                                                                                   main(void)
                                                                                                                                   div(2, 4);
                                                                                                                         ekeen@LAPTOP-8RHC3NEP:~/hello$
```

15. Looks like CFLAGS operate using some sort of implicit rule because when I commented it out, the compilation flags wasn't included. CFLAGS is one of Make's predefined macro. Similarly, I can just specify the dependencies without the recipe and make will use implicit rule to compile it.

```
Makefile X C something.c C hello.c
M Makefile
                                                                                                       ekeen@LAPTOP-8RHC3NEP:~/hello$ make fclean
rm -f hello.o sum.o div.o
       cc = gcc
                                                                                                       rm -f libft.a
       NAME = libft.a
                                                                                                       ekeen@LAPTOP-8RHC3NEP:~/hello$ make all
                                                                                                       cc -Wall -Wextra -Werror -c -o hello.o hello.c
cc -Wall -Wextra -Werror -c -o div.o div.c
        DEPS = test.h
                                                                                                       ar -csr libft.a hello.o sum.o div.o
                                                                                                                                      all.c libft.a -o all
                                                                                                       cc -Wall -Wextra -Werror
                                                                                                             @LAPTOP-8RHC3NEP:~/hello$ make all
       all: $(NAME)
                                                                                                       cc -Wall -Wextra -Werror -c -o sum.o sum.c
                                                                                                       ar -csr libft.a hello.o sum.o div.o
                                                                                                       cc -Wall -Wextra -Werror all.c libft.a ekeen@LAPTOP-8RHC3NEP:~/hello$ make all
        $(NAME): $(OBJ)
           ar -csr $(NAME) $(OBJ)
                                                                                                       make: 'all' is up to date.
                                                                                                       ekeen@LAPTOP-8RHC3NEP:~/hello$ make fclean
        fclean: clean
                                                                                                       rm -f hello.o sum.o div.o
                                                                                                       rm -f libft.a
            rm -f $(NAME)
                                                                                                       ekeen@LAPTOP-8RHC3NEP:~/hello$ rm all all c
                                                                                                       ekeen@LAPTOP-8RHC3NEP:~/hello$ rm allls
           rm -f $(OBJ)
                                                                                                       rm: cannot remove 'allls': No such file or director
                                                                                                       y
ekeen@LAPTOP-8RHC3NEP:~/hello$ ls
       re: fclean all
                                                                                                       Makefile all.c hello.c sum.c all div.c something.c test.h ekeen@LAPTOP-8RHC3NEP:~/hello$ rm all
         .PHONY: all clean fclean re #to tell make that a target is not a real
 23
                                                                                                             @LAPTOP-8RHC3NEP:~/hello$ ls
                                                                                                       Makefile div.c something.c test.h all.c hello.c sum.c
                                                                                                       all.c hello.c sum.c ekeen@LAPTOP-8RHC3NEP:~/hello$ make
                                                                                                       cc -c -o hello.o hello.c
cc -c -o sum.o sum.c
cc -c -o div.o div.c
                                                                                                       ar -csr libft.a hello.o sum.o div.o ekeen@LAPTOP-8RHC3NEP:~/hello$
```

```
C test.h ▷ 🗓 ··· PROBLEMS TERMINAL ··· 📦 bash + ∨ 🖯 🛍 ^ ×
M Makefile X C sum c
                                      C something.c
M Makefile
                                                                                                           ar -csr libft.a hello.o sum.o div.o
                                                                                                           ekeen@LAPTOP-8RHC3NEP:~/hello$ make fclean
                                                                                                           rm -f hello.o sum.o div.o
                                                                                                           rm -f libft.a
                                                                                                            ekeen@LAPTOP-8RHC3NEP:~/hello$ ls
            Created: 2021/10/14 15:20:32 by ekeen-wy
                                                                                                            Makefile hello.c
                                                                                                                      hello.c sum.c something.c test.h
                                                                            ### #######
                                                                                                            ekeen@LAPTOP-8RHC3NEP:~/hello$ make
                                                                                                           cc -Wall -Wextra -Werror -c -o hello.o hello.c
cc -Wall -Wextra -Werror -c -o sum.o sum.c
cc -Wall -Wextra -Werror -c -o div.o div.c
       cc = gcc
                                                                                                            ar -csr libft.a hello.o sum.o div.o
        CFLAGS = -Wall -Wextra -Werror
                                                                                                            ekeen@LAPTOP-8RHC3NEP:~/hello$ make
        NAME = libft.a
                                                                                                           cc -Wall -Wextra -Werror
       DEPS = test.h
                                                                                                            ar -csr libft.a hello.o sum.o div.o
        SRC = hello.c sum.c div.c
                                                                                                            ekeen@LAPTOP-8RHC3NEP:~/hello$ make
        OBJ = $(SRC:.c=.o) #substitution references transforms the contents c
                                                                                                            ekeen@LAPTOP-8RHC3NEP:~/hello$ make
                                                                                                           make: Nothing to be done for 'all'.
ekeen@LAPTOP-8RHC3NEP:~/hello$ make fclean
        all: $(NAME)
                                                                                                            rm -f hello.o sum.o div.o
        $(NAME): $(OBJ)
                                                                                                            rm -f libft.a
           ar -csr $(NAME) $(OBJ)
                                                                                                            ekeen@LAPTOP-8RHC3NEP:~/hello$ make
                                                                                                           cc -Wall -Wextra -Werror -c -o hello.o hello.c
cc -Wall -Wextra -Werror -c -o sum.o sum.c
cc -Wall -Wextra -Werror -c -o div.o div.c
        $(OBJ): $(DEPS)
        fclean: clean
                                                                                                            ekeen@LAPTOP-8RHC3NEP:~/hello$ make
            rm -f $(NAME)
                                                                                                            cc -Wall -Wextra -Werror
                                                                                                           ar -csr libft.a hello.o sum.o div.o
ekeen@LAPTOP-8RHC3NEP:~/hello$ make
                                                                                                           cc -Wall -Wextra -Werror -c -o hello.o hello.c
cc -Wall -Wextra -Werror -c -o sum.o sum.c
cc -Wall -Wextra -Werror -c -o div.o div.c
           rm -f $(OBJ)
        re: fclean all
                                                                                                            ar -csr libft.a hello.o sum.o div.o
                                                                                                            ekeen@LAPTOP-8RHC3NEP:~/hello$
```

https://unix.stackexchange.com/questions/26409/how-to-avoid-make-redoing-a-library

Check the link above on using ar utility

<u>Makefiles — EPITECH 2022 - Technical Documentation 1.3.38 documentation</u>