Table Of Contents

1 Thanks

2 Introduction

2.1 Load buffering

2.2 Load buffering with data dependencies

2.3 Load buffering with control dependency

2.4 Load buffering with false dependency

2.5 Java Hotspot

2.6 Java Causality Test Case 16

3 Controversial Tests

3.1 Godbolt alignment

3.2 RF16

3.3 OOTH

3.4 CoHCP

4 Links to Java Causality Tests

4.1 JCT1

4.2 JCT2

4.3 JCT3

4.4 JCT4

4.5 JCT5

4.6 JCT6

4.7 JCT7

4.8 JCT8

4.9 JCT9

4.10 JCT10

4.11 JCT11

4.12 JCT12

4.13 JCT13

4.14 JCT14

4.15 JCT15

4.16 JCT16

4.17 JCT17

4.18 JCT18

4.19 JCT19

4.20 JCT20

References

Informative References

P2850R0
Minimal Compiler Preserved Dependencies

Published Proposal, 2023-06-12

This version:
https://github.com/jfbastien/papers/blob/master/d2850r0.html

Author:
Jeff Bastien (University of Kent)
Simon Cooksey (University of Kent)

Audience:
SG1, SG12

Project:
SG1/WG21 JTC1/SC22/WG21 14882 Programming Language — Core

Abstract

This paper is a step in integrating semantic dependency in the C++ standard in order to fix the thin-air problem. It explains semantic dependency with examples and then poses questions to WG21 members in the form of a minimal set of formal definitions.

1. Thanks

Our thanks go to the many people who have contributed to this discussion over many years: Hans Boehm, Soham Chakraborty, David Goldblatt, Chung-Kil Hur, Alan Jeffrey, Dr Lahav, Paul McKenney, Scott Owens, Peter Sewell, Viktor Vafeiadis, Mateus Pinto, James Riely, Jaroslav Sevcik, Ben Simner, Peter Sewell, Derek Dreyer, Wright, and others!

2. Introduction

This paper is a step in integrating semantic dependency in the C++ standard in order to fix the thin-air problem. It explains semantic dependency with examples and then poses questions to SG1 members in the form of a minimal set of formal definitions.

[n4k] is intended to capture a minimum set of ordering implicit in the data, control and address dependencies of a program [dependency]. It is made up of only the dependencies that must be preserved by an optimising C++ compiler (P1780) [Ritson 2020] provided standards text introducing `consume` as an implementation-defined relation, restricted to dependency-ordered-before edges. Unfortunately, this definition has been found to be ambiguous and problematic, paralysing a decade of the concurrency specification. We hope this paper will lead to the definition of `consume` in a way that is implementable, usable, and sufficiently strong. We also hope to find a definition where the compiler must do hard to optimise, as there can be no [free lunch].

We use small example programs with defined outcomes called litmus tests to illustrate [n4k], and then to discuss the corner cases where the C++ standard should limit the compiler's optimiser to preserve program order and dependency. Litmus tests are also used in hardware memory models (see e.g. [Alglave] and [Lahav]) where otherwise stated.

Target architectures like ARM and POWER allow relaxed concurrent behaviours, that cannot be explained by interleaving of thread actions [Sewell 2010]. Other architectures like x86-TSO [Owens 2009], SPARC-TSO, IBM 370, MIPS-II, and variants like sequential consistency (SC) [Lamport 1979] and data race free (DRF) [Adve 1990] do not. We will, use primarily the relaxed behaviours of ARM and POWER, as they are the most permissive. Behaviours allowed on these architectures are also allowed by weaker ones, such as Arm v8 and RISC-V.

2.1. Load buffering

```
// Litmus ID
// A | B
// ---|---
// R x | R y
// W y | W x
// Thread ID
// 0 | 1
```


The concurrent behaviour of a program is defined by the C++ memory model as a set of executions - graphs of the memory events performed on a part of the program's control flow. The memory reads, writes and fences make up the nodes; the basic edges represent sequenced-before `sb` and the out-edges represent reads-from `rf`. Executions are allowed or forbidden by the C++ memory model's consistency predicate. Here, we are concerned with a pair of executions that illustrate the relaxed behaviour in the LB litmus. A canonical litmus executions containing a cycle in `sb ∪ rf` is an axiom.

Thanks to a fear in the wording C++ standard writers, in an attempt to allow aggressive compiler optimisation, the language definition gives no-thin, allowing programs to produce values out of thin air. The fact writers, Dr Mindless, is a variant of LB where the values written are taken from the values read on each thread.

2.2. Load buffering with data dependencies

```
// Litmus ID
// A | B
// ---|---
// R x | R y
// W y r | W x r
// Thread ID
// 0 | 1
```


The standard allows the outcomes `r1 = 1, r2 = 1` or even `r1 = 42, r2 = 42` despite the only writes of those values being data dependent on the reads. Compilers do not do this, but it is a natural consequence of compiler optimisation and a point of the target architectures (before the behaviour, and allowing it to occur) to make it impossible to prove C++ code correct – the standard must be changed to forbid the outcome [Problem].

The current version in the executions and dependencies edges they reflect the fact that the values written by the writes are data dependent on the values read. In the previous text, 42 might have been produced by a compiler optimisation that transformed `y = x * 42;` into `y = x + 42;`. Such a transformation is valid in isolation, but we must forbid the relaxed outcome here, but keep the outcome in the LB test, just as we need to. Note that the `sb` edges are not part of the target architectures (before the behaviour, and allowing it to occur) to make it impossible to prove C++ code correct – the standard must be changed to forbid the outcome [Problem].

The current version in the executions and dependencies edges they reflect the fact that the values written by the writes are data dependent on the values read. In the previous text, 42 might have been produced by a compiler optimisation that transformed `y = x * 42;` into `y = x + 42;`. Such a transformation is valid in isolation, but we must forbid the relaxed outcome here, but keep the outcome in the LB test, just as we need to. Note that the `sb` edges are not part of the target architectures (before the behaviour, and allowing it to occur) to make it impossible to prove C++ code correct – the standard must be changed to forbid the outcome [Problem].

2.3. Load buffering with control dependency

```
// Litmus ID
// A | B
// ---|---
// R x | R y
// if r==0 | if r==0
// W y 1 | W x 1
// Thread ID
// 0 | 1
```


Here again, the outcome where `r1 = 1, r2 = 1` is allowed by the current standard, but it should not be. Again, it can be ruled out by forbidding cycles in dependency and `rf`.

A not enough to consider only the syntactic structure of the program when calculating dependencies. In the following test, a value loaded from memory is used in a conditional, but because a write of value 1 to `x` occurs regardless, the compiler may optimise the conditional away:

2.4. Load buffering with false dependency

```
// Litmus ID
// A | B
// ---|---
// R x | R y
// if r==0 | if r==0
// W y 1 | W x 1
// Thread ID
// 0 | 1
```



```
// Litmus ID
// A | B
// ---|---
// R x | R y
// if r==0 | if r==0
// W y 1 | W x 1
// Thread ID
// 0 | 1
```



```
else
// A | B
// ---|---
// | W x 1
```

The standard must allow this optimisation. Dynamic dependency [Lee], is a relation that captures just the dependencies that would not be optimised away. In particular, there is no `rfdd` from the load of `x` to the store of `x` in this example. There is no cycle in `dd ∪ rf`, so the following execution is allowed, as required. In all executions pictured in this paper arrows between [Litmus 2]

2.5. Java Hotspot

While this is planned for the target in SC+, it is useful to consider what programming languages that have grappled with similar problems. Java has a complex memory consistency model, and they too have had to consider the problem of out-of-thin-air values. Java Hotspot performs a [Click] optimisation called [Global Value Numbering] an example where the data-concurrency-specification-fixed to allow all of Hotspot's optimisations.

```
// Litmus ID
// A | B
// ---|---
// R x | R y
// if r==0 | if r==0
// W y 1 | W x 1
// Thread ID
// 0 | 1
```



```
// Litmus ID
// A | B
// ---|---
// R x | R y
// if r==0 | if r==0
// W y 1 | W x 1
// Thread ID
// 0 | 1
```



```
else
// A | B
// ---|---
// | W x 1
```

Hotspot will optimise Thread 1 as follows: the load of `x` in the true branch can take its value from the prior load of `x` in the true branch, that load must be of value 1, the true branch now performs a concrete write of `x` to `1`, and the false branch can be removed. Thread 0 can be optimised in the same way. The result is that `r1 = 1` and `r2 = 1` is allowed. This is then the optimised program can produce the outcome `r1 = 1, r2 = 1` – a simultaneous that exhibit relaxed behaviour in the LB test.

Note that the compiler optimisations that must be performed [Ritson] is more advanced, describing the dependencies with a load value speculation [Jeffrey]. The optimisations described above impact the executed stores, where both loads of `y` in Thread 1 read from the write of value 1 in Thread 0. There is no semantic dependency from the load of `y` to the write of `x` in the true branch, because the write of `x` is performed regardless of the value read. The executed with outcome `r1 = 1, r2 = 1` is then allowed because there is no cycle in `sb ∪ rf`.

To the execution above, the absence of `rfdd` (as Thread 0 means that there is no cycle in `dd ∪ rf`, and the execution is allowed. Is this desirable?

We believe this optimisation should be allowed. Does SG1 agree?

✦ ✦ ✦

These introductory tests show examples where `rfdd` should, and should not, be present, and highlight the existence of cases where we need to ask to be sure. There are a selection of tests where the choice is less clear-cut and is discussed in SG1's discussion, we will discuss these next.

3. Controversial Tests

3.1. Godbolt alignment

The [Godbolt] example is an example from previous discussions with ISO committee members when looking at [P1780]. Godbolt observed that the compiler may enforce additional constraints on the values used in a program, e.g. aligning objects, and then optimisation may take advantage of these constraints, as in the following example.

```
struct S {
  int a, b;
} x;

S y0;
S y1;

atomic<S*> c(&y0);

atomic<int> d(0);

T0 {
  x.a = 1;
  x.b = 1;
  c.store(&x, mo_release);
}

void *f() {
  S *y = c.load(mo_consume);
  int r = y->a + y->b - 2;
  d.store(r);
}

void *f() {
  S *y = c.load(mo_consume);
  int r = y->a + y->b - 2;
  d.store(r);
}
```

Here `r1` and `r2` are to run concurrently. The compiler may have chosen to align all of `y` objects to 32 bytes. With this constraint, the compiler can remove the conditional `r1 and r2` performs to 0 objects will always be aligned to 32 bytes. Therefore, `r1 = 1, r2 = 1` is allowed by the compiler, but not by the C++ standard as presented. The behaviour allowed by the definition of concurrency is necessarily implementation defined.

We believe compilers do create constraints on values like this, and that the standard must be clear on these cases, so these can be [free]. Does the committee agree?

3.2. RF16

Continuing with examples from ISO members, in [P1217R] Hans Boehm has discussed programs that appear to need from-reads consistent.

```
// Litmus ID
// A | B
// ---|---
// R x | R y
// W y 42 | W x 42
// Thread ID
// 0 | 1
```


In this program, for similar reasons to the Java Hotspot example, a compiler could reason that, on matter what `y` is assigned to `y` at the end of Thread 1 did not read 42 from `x` into `r1`, then in the conditional `if r1 == 42` the value written to `y` must be 42, and the compiler could write `y = 42;`. This is a [Thin Air] behaviour. Removing the dependency on `r1` yields executions where we observe a store of 42 to `x`, but not the store of 0 to `x`.

Does allowing this execution, and showing that will of our values, match the intention of SG1?

3.3. OOTH

This example has an execution that is contentious among concurrent readers of dependency [Pw7]. The program has apparent data dependencies from `r1 = y` on Thread 0 and from `r2 = x` on Thread 2.

```
// Litmus ID
// A | B | C
// ---|---|---
// R x | R y | W z 1
// W y r | W z r | R z 1
// Thread ID
// 0 | 1 | 2
```


In the following execution, the 1 helps over `r` and `r`. form a cycle if data dependencies are recognised as [ppo] and `rfdd` edges are included in the target architectures. We believe that these `rfdd` edges are correct and this execution should be forbidden.

The explanation of why this might be reasonable is rather different to the workings of the C++ concurrency model. It hinges on observing the time that the load on Thread 0 gets its value from, from the [Litmus 2] execution above. Thread 0 reads from the write of 1 to `y` on Thread 1 before the write of 1 to `y` on Thread 1 reads from the initialisation, leading to the [Litmus 2] execution and a write of `1` to `z`. Then Thread 0 can read 1 from `z` and write 1 to `x`, leading to the [Litmus 2] execution. Thread 2 can then read from the write of 1 to `x` on Thread 1. Correspondingly, we change the current flow of Thread 0 so that it knows the true branch will write 1 to `y` and `r` , allowing the execution above.

We do not have a sequence of optimisations that leads to this behaviour, we believe the execution should be forbidden, and the `rfdd` edges should be as shown above. Does SG1 agree?

3.4. CoHCP

This example also has an execution that is contentious among concurrent models of dependency [Dalvandi20]. The program has apparent control dependencies from `r1 = y` on Thread 0 and from `r2 = x` on Thread 1.

```
// Litmus ID
// A | B | C
// ---|---|---
// R x | R y | W z 1
// if r==0 | if r==0 | R z 1
// W y 1 | W x 1 |
// Thread ID
// 0 | 1 | 2
```


In the execution of concern, Thread 1 reads the value 1 from `z` and then follows a typical control-dependent load from `x` and store to `y`. The explanation of why this might be reasonable hinges on changing the write that Thread 0 reads from, from the initialisation to the write of 1 to `y` on Thread 1. Then Thread 1 can read from the write of 1 to `y` on Thread 0, and write to `z`. Then, as the reasoning goes, reading 1 from `z` on Thread 2 can also read from the write of 1 to `x` on Thread 1, leading to the [Litmus 2] execution.

We do not have a sequence of optimisations that leads to this behaviour, we believe the execution should be forbidden, and the `rfdd` edges should be as shown above. Does SG1 agree?

In the execution of concern, Thread 1 reads the value 1 from `z` , and then follows a typical control-dependent load from `x` and store to `y`. The explanation of why this might be reasonable hinges on changing the write that Thread 0 reads from, from the initialisation to the write of 1 to `y` on Thread 1. Then Thread 1 can read from the write of 1 to `y` on Thread 0, and write to `z`. Then, as the reasoning goes, reading 1 from `z` on Thread 2 can also read from the write of 1 to `x` on Thread 1, leading to the [Litmus 2] execution.

We do not have a sequence of optimisations that leads to this behaviour, we believe the execution should be forbidden, and the `rfdd` edges should be as shown above. Does SG1 agree?

3.3. Freeze Example

The most trickly example program and optimization sequence we have is from Chi Lahav and Chung-Kil Hur:

```
// Thread A:
a := 1;
b := 1;
c := 1;
d := 1;

// Thread B:
if (r = load(a)) {
  if (r = load(b)) {
    r = load(c);
    if (r = 1) {
      store(d, 1);
    } else {
      r = load(d);
      store(d, r);
    }
  }
}

// Thread C:
r = load(d, no_value);
if (r = no_value) {
```

In this test, we could reason that an execution that reaches 1 is [racy](#) could be allowed. This depends on the [value](#) oracle that we apply to the following execution. Yeah, for [racy](#) loads [Promises](#) happy how to hold the behaviour. We will get on to discuss a series of optimizations that may or may not be reasonable. If the optimization sequence is reasonable, it would lead to reversing one of the [race](#) edges and observing the behaviour.

The optimization sequence hinges on the use of a lone [freeze](#) operation in LLVM that allows the compiler to make assumptions about the values read by non-atomics. Use of [freeze](#) can produce a UVM poison values whose values are indeterminate, and can lead to undefined behaviours. We would like the RC11 optimize on the [freeze](#) operation:

The cycle in [race](#) and [hb](#) that forbids this outcome is one exactly [W, W, and W]. The question is whether there should be an [race](#) edge from event [W, to event W. Given that [W, and W, in the view of [Thread C.

The series of optimizations that might remove that [race](#) edge and permit this behaviour relies on global analysis. The optimizations are all on Thread C, and we leave the transformed program after each step. To start with, [Thread C is:

```
// Thread C:
r = load(a);
if (r = load(a)) {
  if (r = 1) {
    store(b, 1);
    r = load(c);
    store(d, r);
  } else {
    r = load(b);
    store(d, r);
  }
}
```

Load introduction

We introduce a non-atomic load of [c into [. This step relies on global knowledge: introducing a non-atomic is the general case may introduce a race, but here a global analysis could infer that the only other access of [on Thread C is to the load, so because the [== [branch [guards against it, assuming [[this load is not [.

```
// Thread C:
r = load(a);
if (r = load(a)) {
  if (r = 1) {
    store(b, 1);
    r = load(c);
    store(d, r);
  } else {
    r = load(b);
    store(d, r);
  }
}
```

Load forwarding

We replace the non-atomic load of [in the [else] branch with [1 from our introduced non-atomic load:

```
// Thread C:
r = load(a);
if (r = load(a)) {
  if (r = 1) {
    store(b, 1);
    r = load(c);
    store(d, r);
  } else {
    r = load(b);
    store(d, r);
  }
}
```

LLVM trace preserving transformation

Apply [dead](#) the non-atomic load of [at [else. 2. This adds a branch on [helped 42:42]. In the true case of the branch, the compiler can optimize with the knowledge that [[, but in the else branch, [cannot a power value that may lead to undefined behaviour.

```
// Thread C:
r = load(a);
if (r = load(a)) {
  if (r = 1) {
    store(b, 1);
    r = load(c); // Freeze
    if (r = 1) {
      store(d, 1);
    } else {
      store(d, 1);
    }
  } else {
    r = load(b);
    store(d, r);
  }
}
```

LLVM trace preserving transformation

We simplify terms using the predicates on branches.

```
// Thread C:
r = load(a);
if (r = load(a)) {
  if (r = 1) {
    r = load(c); // Freeze
    if (r = 1) {
      store(d, 1);
    } else {
      store(d, 1);
    }
  } else {
    r = load(b);
    store(d, r);
  }
}
```

LLVM trace preserving transformation

Here we context propagate the register value into the store on [and then hoist the [[, out of the conditional. The [[is hoist is now empty.

```
// Thread C:
r = load(a);
if (r = load(a)) {
  if (r = 1) {
    store(b, 1);
    r = load(c); // Freeze
    if (r = 1) {
      store(d, 1);
    } else {
      store(d, 1);
    }
  } else {
    r = load(b);
    store(d, r);
  }
}
```

There is now no dependency between [[ ] [and [[ ] so they can be hardware re-ordered. In contact with the rest of the program [[ ], is now observable and the program can store [to [[ ]. The execution would be observable as a single store removed between events [and [[in the execution above.

Note that the execution is now-free, the non-atomic store to [happens-before the load, thanks to the [[ ] [and [[ ] [edges.

Is [[ ] [happy with this set of transformations? Should the weak execution be allowed?

4. [active] th Java Causality Tests

To contextualize [many] with the Java Causality Tests, we print the tests, the interesting execution, and our conclusion on acyclicity [[ ]] and [[ ]]. See [JCT1].

4.1. JCT1.1

```
// Thread A:
a = 1;
b = a;

// Thread B:
c = b;
a = c;
```

Allowed, no cycle. A compiler can observe that [is always greater than or equal to zero.

4.2. JCT1.2

```
// Init:
a = 0;
b = 0;

// Thread A:
r1 = a;
if (r1 >= 0)
  b = 1;

// Thread B:
r2 = b;
a = r2;
```

Allowed, no cycle. A compiler can assume that [and [[ ] are the same so hardware re-ordered. In contact with the rest of the program [[ ], is now observable and the program can store [to [[ ]. The execution would be observable as a single store removed between events [and [[in the execution above.

Note that the execution is now-free, the non-atomic store to [happens-before the load, thanks to the [[ ] [and [[ ] [edges.

Is [[ ] [happy with this set of transformations? Should the weak execution be allowed?

4.3. JCT1.3

```
// Init:
a = 0;
b = 0;

// Thread A:
r1 = a;
if (r1 == 0)
  b = 1;

// Thread B:
r2 = b;
if (r2 == 1)
  a = 1;
```

Allowed, no cycle. A compiler can assume that two related loads to the same location will yield the same value.

4.4. JCT2.0

```
// Init:
a = 0;
b = 0;

// Thread A:
r1 = a;
if (r1 != 0)
  b = 1;

// Thread B:
r2 = b;
if (r2 != 0)
  a = 1;
```

Allowed, no cycle. Similar to above.

4.5. JCT2.1

```
// Init:
a = 0;
b = 0;

// Thread A:
r1 = a;
b = r1;

// Thread B:
r2 = b;
a = r2;
```

Allowed, no cycle. A compiler can observe that [is always greater than or equal to zero.

4.6. JCT2.2

```
// Init:
a = 0;
b = 0;

// Thread A:
r1 = a;
b = r1;

// Thread B:
r2 = b;
a = r2;
```

Forbidden, cycle in [and [ ]. The values from thin air.

4.7. JCT2.3

```
// Init:
a = 0;
b = 0;

// Thread A:
r1 = a;
b = r1;

// Thread B:
r2 = b;
a = r2;

// Thread C:
r3 = a;
b = r3;

// Thread D:
r4 = b;
a = r4;
```

Forbidden, cycle in [and [ ]. The values from thin air.

4.8. JCT2.4

```
// Init:
a = 0;
b = 0;

// Thread A:
r1 = a;
b = r1;

// Thread B:
r2 = b;
a = r2;

// Thread C:
r3 = a;
b = r3;

// Thread D:
r4 = b;
a = r4;
```

Forbidden, no cycle in [and [ ]. The values from thin air.

4.9. JCT2.5

```
// Init:
a = 0;
b = 0;

// Thread A:
r1 = a;
if (r1 == 1)
  b = 1;

// Thread B:
r2 = b;
if (r2 == 1)
  a = 1;

// Thread C:
r3 = a;
if (r3 == 1)
  b = 1;

// Thread D:
r4 = b;
if (r4 == 1)
  a = 1;
```

Allowed, no cycle. A compiler can observe that the [cases over all possible values of [in the program, so there is always a store of 1 to [.

4.10. JCT2.6

```
// Init:
a = 0;
b = 0;

// Thread A:
r1 = a;
if (r1 == 1)
  b = 1;

// Thread B:
r2 = b;
if (r2 == 1)
  a = 1;

if(a) { b }
if(b) { a }
```

Allowed, no cycle. Hardware and compiler-reordering makes this observable.

4.11. JCT2.7

```
// Init:
a = 0;
b = 0;

// Thread A:
r1 = a;
if (r1 == 1)
  b = 1;

// Thread B:
r2 = b;
if (r2 == 1)
  a = 1;
```

Allowed, no cycle. Hardware and compiler-reordering makes this observable.

4.12. JCT2.8

```
// Init:
a = 0;
b = 0;

// Thread A:
r1 = a;
if (r1 == 1 || r1 == 2)
  b = 1;

// Thread B:
r2 = b;
if (r2 == 1)
  a = 2;
```

Allowed, no cycle.

> Undefined analysis could determine that a and b are always either 0 or 1, and thus determine that if a is always 1. Once this determination is made, the write of 1 to b could be moved early in thread 1.

4.13. JCT2.9

```
// Init:
a = 0;
b = 0;

// Thread A:
r1 = a;
if (r1 == 1 || r1 == 2)
  b = 1;

// Thread B:
r2 = b;
if (r2 == 1)
  a = 2;
```



Allowed, no cycle.

> Allowed. Similar to test case 8, except that the x is not always 0 or 1. However, a compiler might determine that the read of x by thread 2 will never see the write by thread 3 (perhaps because thread 3 will be scheduled after thread 1). Thus, the compiler can determine that r1 will always be 0 or 1.

§ 4.10. JCTC10

```
// Init:
x := 0;
y := 0;
z := 0;

// Thread 0:
r3 := z;
if(r3 == 1) {
  x := 1
}

// Thread 1:
r2 := y;
if(r2 == 1) {
  x := 1
}

// Thread 2:
z := 1

// Thread 3:
r1 := x;
if(r1 == 1) {
  y := 1
}
```



Forbidden, cycle in sdep ∪ rf. No values from thin air.

§ 4.11. JCTC11

```
// Init:
w := 0;
x := 0;
y := 0;
z := 0;

// Thread 0:
r1 := z;
w := r1;
r2 := x;
y := r2

// Thread 1:
r4 := w;
r3 := y;
z := r3;
x := 1
```



Allowed, no cycle. Observable through compiler and hardare re-ordering.

§ 4.12. JCTC12

```
// Init:
x := 0;
y := 0;
a0 := 1;
a1 := 2;

// Thread 0:
r1 := x;
if(r1 == 0) {
  a0 := 0
}
else
{
  if(r1 == 1) {
    a1 := 0
  }
};
r2 := a0;
y := r2

// Thread 1:
r3 := y;
x := r3
```



Forbidden, cycle in sdep ∪ rf. No values from thin air.

§ 4.13. JCTC13

```
// Init:
x := 0;
y := 0;

// Thread 0:
r1 := x;
if(r1 == 1) {
  y := 1
}

// Thread 1:
r2 := y;
if(r2 == 1) {
  x := 1
}
```



Forbidden, cycle in sdep ∪ rf. No values from thin air.

§ 4.14. JCTC14

We skip this as it involves loops.

§ 4.15. JCTC15

We skip this as the test probes Java's weak coherence-order guarantees, and is not relevant to C++.

§ 4.16. JCTC16

We skip this as the test probes Java's weak coherence-order guarantees, and is not relevant to C++.

§ 4.17. JCTC17

We skip this as the test probes Java's weak coherence-order guarantees, and is not relevant to C++.

§ 4.18. JCTC18

See § 2.6 Java Causality Test Case 18.

§ 4.19. JCTC19

We skip this as it probes thread joining, which is out-of-scope for this paper.

§ 4.20. JCTC20

We skip this as it probes thread joining, which is out-of-scope for this paper.

§ References

§ Informative References

[JCT]
William Pugh. *Causality Test Cases*. URL: https://www.cs.umd.edu/~pugh/java/memoryModel/CausalityTestCases.html

[P1217R1]
Hans-J. Boehm. *Out-of-thin-air, revisited, again*. 10 March 2019. URL: https://wg21.link/p1217r1

[P1780]
Mark Batty; et al. *Modular Relaxed Dependencies: A new approach to the Out-Of-Thin-Air Problem*. URL: https://graymalk.in/sep-papers/p1780/p1780r2.html

[Problem]
Mark Batty; et al. *The Problem of Programming Language Concurrency Semantics*. URL: https://link.springer.com/chapter/10.1007/978-3-662-46669-8_12

[PwT]
James Riely; et al. *The leaky semicolon: compositional semantic dependencies for relaxed-memory concurrency*. URL: https://dl.acm.org/doi/10.1145/3498716

[Sevcik]
Jaroslav Ševčík. *Program Transformations in Weak Memory Models*. URL: https://era.ed.ac.uk/handle/1842/3132

[WeakestMO]
Soham Chakraborty; Viktor Vafeiadis. *Grounding thin-air reads with event structures*. URL: https://dl.acm.org/doi/abs/10.1145/3290383