


**3º BIMESTRE**

**FLIP FLOP**

**Eduardo Evangelista**  
**Pedro Edom**



# CONTENT

**01**

ESTRUTURA DO TRABALHO


**02**




RTL VIEW

**03**

CÓDIGO FLIPFLOP

Endereço (2 bits)



▼   toplevel 

  andGate:andGate1

  bitExtender:bitExtender1

  decoder:decoder1

  decoder:decoder2

  flipflop:flipflop1

  flipflop:flipflop2


  flipflop:flipflop3


  flipflop:flipflop4


  orGate:orGate1

  orGate:orGate2













  orGate:orGate3










	Name	Value at 0 ps
	CLKTopLevel	B 0
	enderecoTopLevel1	B 0
	enderecoTopLevel2	B 0
	> entradaTopLevel	B 00000000
	escritaTopLevel	B 0
	> leituraExtendidaTopLevel	B 11111111
	leituraTopLevel	B 1
	> saidaTopLevel	B 00000000
	> saidaTopLevel1	B 00000000
	> saidaTopLevel2	B 00000000
	> saidaTopLevel3	B 00000000
	> saidaTopLevel4	B 00000000





```
begin
process (CLK)
begin
    if(rising_edge(CLK)) then
        if(W = '1' and SX = '1' and SY = '1') then
            Q <= D;
        elsif((W = '0') and (SX = '1') and (SY = '1')) then
            saida <= Q;
        else
            saida <= zeros;
        end if;
    end if;
end process;
end comportamento;
```

```

5  -- definir a entidade
6  entity topLevel is
7  port (
8
9      -- Entrada
10     entradaTopLevel,zerosFlipFlop: in std_logic_vector(7 downto 0)
11     leituraTopLevel: in std_logic;
12     escritaTopLevel: in std_logic;
13     saidaTopLevel: out std_logic_vector(7 downto 0);
14     leituraExtendidaTopLevel: buffer std_logic_vector(7 downto 0);
15
16     -- Endereços
17     enderecoTopLevel1: in std_logic;
18     enderecoTopLevel2: in std_logic;
19
20     -- clock
21     CLKTopLevel: in std_logic;
22
23     -- Decoder 1
24     bitsOutTopLevel11: buffer std_logic;
25     bitsOutTopLevel12: buffer std_logic;
26
27     -- Decoder 2
28     bitsOutTopLevel21: buffer std_logic;
29     bitsOutTopLevel22: buffer std_logic;
30
31     -- Flipflop1
32     saidaTopLevel1: buffer std_logic_vector(7 downto 0);
33
34     -- Flipflop2
35     saidaTopLevel2: buffer std_logic_vector(7 downto 0);
36
37     -- Flipflop3
38     saidaTopLevel3: buffer std_logic_vector(7 downto 0);
39
40     -- Flipflop4
41     saidaTopLevel4: buffer std_logic_vector(7 downto 0);
42
43     -- OR

```

```

43     -- OR
44     saidaOr1: buffer std_logic_vector(7 downto 0);
45     saidaOr2: buffer std_logic_vector(7 downto 0);
46     saidaOr3: buffer std_logic_vector(7 downto 0);
47
48
49 );
50 end topLevel;
51

```

**OBRIGADO!**

