3º BIMESTRE

FLIP FLOP

Eduardo Evangelista

Pedro Edom

CONTENT


Endereço (2 bits)
x1
x1
Decod
Entrada (8 bits)
x8
Leitura (1 bit)
x1
Escrita (1 bit)
x1
D
sy
sx
Q
clk
w
Decod
0
1
8
estendido
saida
x8
clk
2


toplevel
andGate:andGate1
bitExtender:bitExtender1
decoder:decoder1
decoder:decoder2
flipflop:flipflop1
flipflop:flipflop2
flipflop:flipflop3
flipflop:flipflop4
orGate:orGate1
orGate:orGate2
orGate:orGate3


decoder:decoder1
enderecoTopLevel1
bitIn
bitsOut1
bitsOut2
bitsOutTopLevel11
bitsOutTopLevel12
bitsOutTopLevel21
enderecoTopLevel2
decoder:decoder2
bitIn
bitsOut1
bitsOut2
bitsOutTopLevel22
flipflop:flipflop3
CLK
D[7..0]
SX
SY
W
zeros[7..0]
saida[7..0]
CLKTopLevel
entradaTopLevel[7..0]
escritaTopLevel
zerosFlipFlop[7..0]
saidaTopLevel3[7..0]
flipflop:flipflop1
saidaTopLevel1[7..0]
flipflop:flipflop2
saidaTopLevel2[7..0]
flipflop:flipflop4
saidaTopLevel4[7..0]
orGate:orGate2
EntryOrA[7..0]
EntryOrB[7..0]
outputOr[7..0]
saidaOr2[7..0]
orGate:orGate1
saidaOr1[7..0]
orGate:orGate3
leituraExtendidaTopLevel[7..0]
saidaOr3[7..0]
andGate:andGate1
EntryAndA[7..0]
EntryAndB[7..0]
outputAnd[7..0]
saidaTopLevel[7..0]
bitExtender:bitExtender1
bitIn
bitsOut[7..0]
leituraTopLevel


decoder:decoder1
bitIn
bitsOut1
bitsOut2
enderecoTopLevel1
bitsOutTopLevel11
bitsOutTopLevel12
enderecoTopLevel2
bitsOutTopLevel21
decoder:decoder2
bitIn
bitsOut1
bitsOut2
bitsOutTopLevel22
flipflop:flipflop3
CLK
D[7..0]
SX
SY
W
zeros[7..0]
saida[7..0]
CLKTopLevel
entradaTopLevel[7..0]
escritaTopLevel
zerosFlipFlop[7..0]
saidaTopLevel3[7..0]
flipflop:flipflop1
CLK
D[7..0]
SX
SY
W
zeros[7..0]
saida[7..0]
saidaTopLevel1[7..0]
flipflop:flipflop2
CLK
D[7..0]
SX
SY
W
zeros[7..0]
saida[7..0]
saidaTopLevel2[7..0]
flipflop:flipflop4
CLK


zeros[7..0]
flipflop:flipflop4
CLK
D[7..0]
SX
SY
W
zeros[7..0]
saida[7..0]
saidaTopLevel4[7..0]
orGate:orGate2
EntryOrA[7..0]
EntryOrB[7..0]
outputOr[7..0]
saidaOr2[7..0]
orGate:orGate1
EntryOrA[7..0]
EntryOrB[7..0]
outputOr[7..0]
saidaOr1[7..0]
orGate:orGate3
EntryOrA[7..0]
EntryOrB[7..0]
outputOr[7..0]
leituraExtendidaTopLevel[7..0]
saidaOr3[7..0]
andGate:andGate1
EntryAndA[7..0]
EntryAndB[7..0]
outputAnd[7..0]
saidaTopLevel[7..0]
bitExtender:bitExtender1
bitIn
bitsOut[7..0]
leituraTopLevel


Name
Value at
0 ps
CLKTopLevel
B 0
enderecoTopLevel1
B 0
enderecoTopLevel2
B 0
entradaTopLevel
B 00000000
escritaTopLevel
B 0
leituraExtendidaTopLevel
B 11111111
leituraTopLevel
B 1
saidaTopLevel
B 00000000
saidaTopLevel1
B 00000000
saidaTopLevel2
B 00000000
saidaTopLevel3
B 00000000
saidaTopLevel4
B 00000000
0 ps
40,0 ns
80,0 ns
120,0 ns
160,0 ns
200,0 ns
240,0 ns
280,0 ns
320,0 ns
0 ps
00000000
00000001
00000010
00000011
00000100
00000101
00000110
00000111
00001000
1111
0000
XXXX
XXXXXXXX
000000

```
begin

process(CLK)
begin
    if(rising_edge(CLK)) then
        if(W = '1' and SX = '1' and SY = '1') then
            Q <= D;
        elsif((W = '0') and (SX = '1') and (SY = '1')) then
            saida <= Q;
        else
            saida <= zeros;
        end if;
    end if;
end process;

end comportamento;
```

```
-- definir a entidade
entity toplevel is
    port (

        -- Entrada
        entradaTopLevel,zerosFlipFlop: in std_logic_vector(7 downto 0)
        leituraTopLevel: in std_logic;
        escritaTopLevel: in std_logic;
        saidaTopLevel: out std_logic_vector(7 downto 0);
        leituraExtendidaTopLevel: buffer std_logic_vector(7 downto 0);

        -- Endereços
        enderecoTopLevel1: in std_logic;
        enderecoTopLevel2: in std_logic;

        -- clock
        CLKTopLevel: in std_logic;

        -- Decoder 1
        bitsOutTopLevel11: buffer std_logic;
        bitsOutTopLevel12: buffer std_logic;

        -- Decoder 2
        bitsOutTopLevel21: buffer std_logic;
        bitsOutTopLevel22: buffer std_logic;

        -- Flipflop1
        saidaTopLevel1: buffer std_logic_vector(7 downto 0);

        -- Flipflop2
        saidaTopLevel2: buffer std_logic_vector(7 downto 0);

        -- Flipflop3
        saidaTopLevel3: buffer std_logic_vector(7 downto 0);

        -- Flipflop4
        saidaTopLevel4: buffer std_logic_vector(7 downto 0);

        -- OR
        saidaOr1: buffer std_logic_vector(7 downto 0);
        saidaOr2: buffer std_logic_vector(7 downto 0);
        saidaOr3: buffer std_logic_vector(7 downto 0)


    );
end toplevel;
```

OBRIGADO!