
a
B767: paired risk differences
Full
Converged
S–C
No-cache
−20
−15
−10
−5
0
Reuse-DP − comparator risk (×10⁻³)
b
C172: paired risk differences
Full
Converged
S–C
No-cache
−2.5
0.0
2.5
5.0
7.5
10.0
12.5
Reuse-DP − comparator risk (×10⁻³)
c
B767: primary operating points
Four-second pose loss (×10⁻³)
32.5
30.0
27.5
25.0
22.5
20.0
17.5
15.0
Full
S–C
Converged
Reuse-DP
C–F
7.5
10.0
12.5
15.0
17.5
20.0
22.5
25.0
Registration CPU charged to source (ms)
d
C172: primary operating points
Four-second pose loss (×10⁻³)
28
26
24
22
20
18
Reuse-DP
Full
S–C
Converged
C–F
11.0
11.5
12.0
12.5
13.0
13.5
Registration CPU charged to source (ms)