Experiment 0: Empirical Execution Latency Distributions (ML-KEM-512 / Kyber-512)

System Under Test (SUT): Microchip ATmega4809 (8-bit AVRxt @ 20.0 MHz, -O3, asm variant) | Jain DoE: N=30 randomized replications



Note: Bins computed via Freedman-Diaconis rule. Shaded regions depict 95% Student's t Confidence Intervals. Rug plot at baseline indicates individual observations.