Empirical Execution Latency Distributions: ML-KEM-512 (REF variant)

System Under Test (SUT): Microchip ATmega4809 (8-bit AVRxt @ 20.0 MHz, -O3, ref variant) | Jain DoE: N=5 replications



Note: Bins computed via Freedman-Diaconis rule. Shaded regions depict 95% Student's t Confidence Intervals. Rug plot at baseline indicates individual observations.