Plot 8: Pure Hardware Logic Analyzer (GPIO Pulse) vs Host Serial Latency (Strict Zero-Baseline Y=0)

Logic Analyzer (Blue) isolates pure CPU cycles with zero UART overhead. Orange is Host Serial. Both rows start strictly at Y=0 ms.

Panel 1.1: KeyGen (All Algorithms)



Panel 1.2: Encaps (All Algorithms)



Panel 1.3: Decaps (All Algorithms)



Panel 2.1: KeyGen (PQC Zoom)



Panel 2.2: Encaps (PQC Zoom)



Panel 2.3: Decaps (PQC Zoom)