

# Eduardo Henrique Basilio de Carvalho

📅 October 25, 2001

📍 Liberdade, Belo Horizonte, Minas Gerais, Brazil

✉️ [eduardohbc@ufmg.br](mailto:eduardohbc@ufmg.br)  
[eduardohenriquebcarvalho@gmail.com](mailto:eduardohenriquebcarvalho@gmail.com)

## Find me on

---

 GitHub

 GitLab

 LinkedIn

 Papers & Presentations

# Education

COMPLETED

## Technical Degree in Mechatronics

Centro Federal de Educação Tecnológica (CEFET-MG)

2017 to 2019

IN PROGRESS

## Bachelor's in Control and Automation Engineering

Universidade Federal de Minas Gerais (UFMG)

9th semester, expected graduation 2027/1

# Professional Experience

## Technical Internship

Betim Química

Maintenance of industrial printers

2020/1 to 2021/1

## Undergraduate (non-mandatory) Internship

RSTech

Maintenance of laboratory equipment

2021/2

## Technical Support

Eletrogate

Maintenance and development of electronic learning kits, technical support

2022/1 to 2024/1

# Extracurricular Activities

---

## UNDERGRADUATE RESEARCH

### Implementation of a Modbus RTU/TCP converter for a teaching laboratory

Universidade Federal de Minas Gerais (UFMG)

*completed in 2025/1*

## UNDERGRADUATE RESEARCH

### Implementation of a teaching testbed for a control laboratory

Universidade Federal de Minas Gerais (UFMG)

*ongoing since 2025/1*

## UNDERGRADUATE RESEARCH

### Design and implementation of peripheral hardware accelerators for graph-based classification algorithms

Universidade Federal de Minas Gerais (UFMG)

*ongoing since 2024/1*

## TEACHING ASSISTANT

### Computer Architecture and Organization

Universidade Federal de Minas Gerais (UFMG)

*from 2024/1 to 2025/2*

#### COMPETITION TEAM

### **CEFAST-Drone — Captain of the Electronics Division**

Centro Federal de Educação Tecnológica (CEFET-MG)

*2018/1 to 2019/2*

#### ORGANIZATION

### **Co-organizer of IEEE CASS — Minas Gerais lectures**

Universidade Federal de Minas Gerais (UFMG)

*2024*

#### PARTICIPATION

### **University technical and scientific conferences**

Universidade Federal de Minas Gerais (UFMG)

#### COURSE

### **Verilog Language and Application**

Cadence Design Systems

*2024/1*

#### COURSE

### **SystemVerilog for Design and Verification**

Cadence Design Systems

*2024/1*