



Mestrado em Engenharia Informática

2024/25

J. L. Sobral

[Instruction Level] Parallelism



– Task dependencies and program *task dependency graph*

2.5 Performance Theory 63




FIGURE 2.8

Work and span. Arrows denote dependencies between tasks. Work is the total amount of computation, while span is given by the critical path. In this example, if each task takes unit time, the work is 18 and the span is 6.

– Scheduling

- Assigns tasks to available resources considering all dependencies
- Can be static (compile-time) or dynamic (run-time)

[Instruction Level] Parallelism

Example 1 (pipeline)




Processor pipeline


(with 5 phases)

Ideally:

– **CPI = 1**



(a)



(b)

Problems:

- Data dependencies
 - among instructions due to shared data in registers or in memory
 - **Solutions (on a pipelined processor):** shortcuts / pipeline **stalls** (e.g., do nothing)
- Control dependencies
 - conditional jumps/indirect jumps or calls
 - **Solutions (to reduce the impact):** predict the next IP (e.g., assume the jump as taken)



The main goal is to reduce the CPI:

$$T_{exe} = \#I * CPI * T_{cc}$$

- Impact of dependencies on CPI (on a pipelined processor)

- Pipeline CPI =

- Ideal pipeline CPI +

- Structural stalls +



- due to resource conflicts in the simultaneous execution of overlapped instructions

- Data hazard stalls +



- when an instruction depends on the results of a previous instruction

- Control stalls



- due to the pipelining of branches and other instructions that modify the IP

- Parallelism within a basic block is limited
 - Typical size of basic block = 3-6 instructions
 - Must optimise across branches

[Instruction Level] Parallelism


Example 2 (superscalar architectures)



Example of a 2-Way superscalar architecture

Ideally :

– **CPI = 0.5 (two-way, when combined with pipeline)**



Problems:

Higher penalisation with dependencies (data & control)

Requires more sophisticated workarounds: out-of-order execution (& scheduling)

[Instruction Level] Parallelism


Example 2 (superscalar architectures)



Real example of a superscalar architecture – 3-way

Requires an instruction scheduling unit

Ideal CPI = 0.33 (3-way)



[Instruction Level] Parallelism

Example 3 (Evolution skylake-> sunnycove ->raptor cove)




Raptor Cove (2022-Gen13)

Front-end: **6-way** / Backend **12-way**
(Intel: ~20% less CPI)

Intel i9 13900K

- 8 Raptor Cove cores (3.0 a 5.8 GHz)
- 16 Gracemount cores (2.2 a 4.3 GHz)




Intel - 2022

Raptor Cove

Microarchitecture Block Diagram

By Cardyak



Dependencies: a closer look



- Control dependencies

- The execution of task B is conditioned by task A (e.g., *if A then B*)
- ILP solutions: prediction + speculation, predication

- Data dependencies

- **RAW** (Read After Write) – task j reads data produced by previous task i

- Example:

```
i: mov 0(%r9), %r10
j: add %r10, %r11
```

- **WAW** (Write After Write) – task j writes to the same data as task i

```
i: mov 0(%r9), %r10
j: add %r11, %r12, %r10
```

- **WAR** (Write After Read) – task j writes to data read by previous i

```
i: mov 0(%r9), %r10
j: add %r11, %r12, %r9
```

False dependencies / can be removed [with renaming]


Origin of wasted clock cycles analysis

Uses a small set of Intel hardware event counters



Top-Down Microarchitecture Analysis

- Front End Bound
 - Code Duplication
 - Code Layout (Locality)
 - Frequent Branching
 - Unnecessary Work
- Back End Bound
 - Core Bound
 - Data Dependencies
 - Divisions and Special Functions
 - Memory Bound
 - False Sharing
 - Remote Memory Accesses
 - Scattered Memory Accesses
 - Excessive Memory Accesses



Ahmad Yasin, "A Top-Down method for performance analysis and counters architecture," 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Monterey, CA, 2014, pp. 35-44, doi: [10.1109/ISPASS.2014.6844459](https://doi.org/10.1109/ISPASS.2014.6844459).
Intel CPU Metrics Reference