### **Parallel Computing**



# Mestrado em Eng. Informática

2024/25

J.L. Sobral

**Vector Processing** 

# Ke issues for parallelism in a single-core




Currently under discussion:




– <u>supersdalar</u>:

- data parallelism:
   Vector processing
- multithreading:
   alternative approaches



### Innovations in Computer Architectures





### Innovations in Computer Architectures

Cycle (i.e., time)



#### **Pipelining**

Execute the instructions in stages that overlap in time

#### Instruction **I**1 I2 I3

IF	ID	EXE	MEM	WB				
	IF	ID	EXE	MEM	WB	]		
		IF	ID	EXE	MEM	WB		
		•	IF	ID	FXF	MEM	WB	

### **Super-pipelining**

Increase the number of stages to enable an increase in the clock cycle frequency

### Superscalar

Start multiple instructions per cycle

### Very Long Instruction Word (VLIW)

Specify multiple operations per instruction

#### **Vector Instructions**

A series of operations to be performed on multiple data in a single instruction (SIMD)

ı	ı	D	D	Ε	Ε	М	М	W	W			
1	2	1	2	2	2	1	2	1	2			
	I	ı	D	D	Е	Е	М	М	W	W		
	1	2	1	2	1	2	1	2	1	2		_
		1	1	D	D	Е	Е	М	M	W	W	
		1	2	1	2	1	2	1	2	1	2	
			Ι	ı	D	D	Е	Е	M	М	W	W
			1	2	1	2	1	2	1	2	1	2


IF	ID	EXE	MEM	WB	
IF	ID	EXE	MEM	WB	
	IF	ID	EXE	MEM	WB
	IF	ID	EXE	MEM	WB

	Dynamic
1	scheduling
	(hardware)

IF	ID	EXE	MEM	WB
	ID	EXE	MEM	WB
	ID	EXE	MEM	WB
	ID	EXE	MEM	WB

IF	ID	EXE	MEM	WB			
			EXE	MEM	WB		
				EXE	MEM	WB	
					EXE	MEM	WB

### **Evolution of Peak performance**



## Side: Loop-unrolling VS vector processing




-O2	-O2 -funroll-all-loops	-O3 – vetorized 4x - Array
1e00:       83 00 01       addl \$1, (%eax)         1e03:       83 c0 08       addl \$8, %eax         1e06:       39 c1       cmpl %eax, %ecx         1e08:       75 f6       jne -10	1c90:       83 00 01       addl \$1, (%eax)         1c93:       83 40 08 01       addl \$1, 8(%eax)         1c97:       83 40 10 01       addl \$1, 16(%eax)         1c9b:       83 40 18 01       addl \$1, 24(%eax)         1c9f:       83 40 20 01       addl \$1, 32(%eax)         1ca3:       83 40 28 01       addl \$1, 40(%eax)         1ca7:       83 40 30 01       addl \$1, 48(%eax)         1cab:       83 40 38 01       addl \$1, 56(%eax)         1caf:       83 c0 40       addl \$64, %eax         1cb2:       39 c1       cmpl %eax, %ecx         1cb4:       75 da       jne -38	L7: vpaddd (%eax), %ymm1, %ymm0 addl \$32, %eax vmovdqu %ymm0, -32(%eax) cmpl %ecx, %eax jne L7
Original	Unrolled 8x	Modified to support vectorization
for(i=0;i<=N;i++)	for(i=0;i<=N;i+=8)	
v[i].a++; 	v[i].a++; v[i+1].a++;	for(i=0;i<=N;i++) va[i]++;


### SIMD Operations (Vetorization)



■ SIMD Operations: Int (8 x 4 bytes = 32 bytes)



■ SIMD Operations: Double Precision



### **Instruction and Data Streams**

### Flynn's Taxonomy of Computers \*

		Data Streams			
		Single Multiple			
Instruction Streams	Single	SISD: Intel Pentium 4	SIMD: SSE instructions of x86		
	Multiple	MISD: No examples today	MIMD: Multicore devices		

- SPMD: Single Program Multiple Data
  - A parallel program on a MIMD computer
  - Conditional code for different processors

<sup>\*</sup> Mike Flynn, "Very High-Speed Computing Systems", Proc. of IEEE, 1966




# Introduction

- SIMD architectures can exploit significant datalevel parallelism for:
  - Matrix-oriented <u>scientific computing</u>
  - Media-oriented <u>image</u> and <u>sound</u> processors
  - Machine learning algorithms
- SIMD is more energy efficient than MIMD
  - Only needs to fetch one instruction per data operation
  - Makes SIMD attractive for personal mobile devices
- SIMD allows programmer to continue to think sequentially



# **SIMD Parallelism**

- Vector architectures
- SIMD extensions
- Graphics Processor Units (GPUs) (in another set of slides)
- For x86 processors:
  - Expect 2 additional cores per chip per year
  - SIMD width to doubled every four years
  - Potential speedup: SIMD 2x that from MIMD!



# **Vector Architectures**

- Basic idea:
  - Read sets of data elements (<u>gather</u> from memory) into "vector registers"
  - Operate on those registers
  - Disperse the results back into memory (<u>scatter</u>)
- Registers are controlled by the compiler
  - Used to hide memory latency
  - Leverage memory bandwidth



# **Challenges**

- Start up time
  - Latency of vector functional unit
  - Assume the same as Cray
    - Poating-point add => 6 clock cycles
    - Floating-point multiply => 7 cycles
    - Floating point divide => 20 cycles
    - Vector load => 1/2 cycles
- Improvements;
  - > 1 element per clock cycle
  - Non-64 wide vectors
  - IF statements in vector code
  - Memory system optimizations to support vector processors
  - Multiple dimensional matrices (mem accesses with nonunit strides)
  - Sparse matrices
  - Programming a vector computer

#### **Data dependencies**

- only usable for data-parallel loads

#### Control dependencies

- solutions:
  - predication => additional work
  - masking => unused PEs
- support for any vector length

#### **Data locality**

- Maximize spatial locality
- Data alignment in memory




# **Vector Programming**

- Compilers are a key element to give hints on whether a code section will vectorize or not
- Check if loop iterations have data dependencies and/or if...then statements, otherwise vectorization is compromised
- Vector architectures have a too high cost, but simpler variants are currently available on off-the-shelf devices, as <u>extensions to the scalar processor</u>; **however**:
  - most do not support non-unit stride => care must be taken in the design of data structures
  - same applies for mask register, gather-scatter...



# **SIMD Extensions**


 Media applications operate on data types narrower than the native word size



- Limitations, compared to vector architectures:
  - Number of data operands encoded into op code
  - No sophisticated addressing modes (strided, scatter-gather, but...)
  - No mask registers



## Registers for vector processing in Intel 64




### Data layout: AoS vs. SoA (1)



A typical C code program defines the following data layout as an Array of Structures (AoS):

```
struct {
  float a, b, r;
} data[100];
```

This array will be stored in memory like this: data[2]



Now consider this instruction:

```
movaps (%eax, %ecx, 4), %xmm0
```

It expects to find a vector of 4 floats in consecutive memory cells: namely a[0], a[1], a[2], a[3] but it finds a non-unit stride...

**Conclusion**: the compiler will not vectorize this code!

### Data layout: AoS vs. SoA (2)



### **Solution**

The C code should redefine the data layout as a Structure of Arrays (SoA):


```
struct {
  float a[100], b[100], r[100];
} data;
```

Now the structure of arrays is stored in memory like this:

a[0]
a[1]
•••
a[99]
b[0]
b[1]
•••
b[99]
c[0]
_

**Conclusion**: the compiler now vectorizes that code!

# Intel Advanced Matrix Extension (AMX) (expected in 2023)




### Solution Brief

Xeon

Artificial Intelligence (AI)
Intel® Advanced Matrix Extensions (Intel® AMX)



Accelerate Artificial Intelligence (AI)
Workloads with Intel Advanced Matrix
Extensions (Intel AMX)



The three outer boxes represent AI pipeline stages.

The five inner boxes represent AI workloads.

Box sizes indicate relative levels of processor activity within the AI pipline.

### Beyond vector extensions

#### 众入

- Vector/SIMD-extended architectures are hybrid approaches
  - mix (super)scalar + vector op capabilities on a single device
  - highly pipelined approach to reduce memory access penalty
  - tightly-closed access to shared memory: lower latency
- Evolution of vector/SIMD-extended architectures
  - computing accelerators optimized for number crunching (GPU)
  - add support for matrix multiply + accumulate operations; why?
    - most <u>scientific</u>, <u>engineering</u>, <u>Al & finance</u> applications use matrix computations, namely the dot product: multiply and accumulate the elements in a row of a matrix by the elements in a column from another matrix
    - manufacturers typically call these extension Tensor Processing Unit (TPU)
  - support for half-precision FP & 8-bit integer; why?
    - machine learning using neural nets is becoming very popular; to compute the model parameter during training phase, intensive matrix products are used and with very low precision (is adequate!)