


Mestrado em Engenharia Informática

2024/25

J. L. Sobral

[Instruction Level] Parallelism



Parallelism: key concepts



Task dependencies and program task dependency graph
 Performance Theory




FIGURE 2.8

Work and span. Arrows denote dependencies between tasks. Work is the total amount of computation, while span is given by the critical path. In this example, if each task takes unit time, the work is 18 and the span is 6.

- Scheduling
 - Assigns tasks to available resources considering all dependencies
 - Can be static (compile-time) or dynamic (run-time)

[Instruction Level] Parallelism Example 1 (pipeline)




Processor pipeline

(with 5 phases)

Ideally:

- CPI = 1



Problems:

- Data dependencies
 - among instructions due to shared data in registers or in memory
 - Solutions (on a pipelined processor): shortcuts / pipeline stalls (e.g., do nothing)
- Control dependencies
 - conditional jumps/indirect jumps or calls
 - Solutions (to reduce the impact): predict the next IP (e.g., assume the jump as taken)

Instruction Level Parallelism



The main goal is to reduce the CPI:

Texe = #I * CPI * Tcc

- Impact of dependencies on CPI (on a pipelined processor)
 - Pipeline CPI =
 Ideal pipeline CPI +
 Structural stalls +
 Data hazard stalls +
 Control stalls
 Pipeline CPI =
 due to resource conflicts in the simultaneous execution of overlapped instructions
 when an instruction depends on the results of a previous instruction
 due to the pipelining of branches and other instructions that modify the IP
- Parallelism within a basic block is limited
 - Typical size of basic block = 3-6 instructions
 - Must optimise across branches


[Instruction Level] Parallelism

Example 2 (superscalar architectures)



Example of a 2-Way superscalar architecture Ideally:

- CPI = 0.5 (two-way, when combined with pipeline



Problems:

Higher penalisation with dependencies (data & control)

Requires more sophisticated workarounds: out-of-order execution (& scheduling)

[Instruction Level] Parallelism


Example 2 (superscalar architectures)



Real example of a superscalar architecture – 3-way


Requires an instruction scheduling init





[Instruction Level] Parallelism

Example 3 (Evolution skylake-> sunnycove ->raptor cove)



Dependencies: a closer look

人入

Control dependencies

- The execution of task B is conditioned by task A (e.g., if A them B)
- ILP solutions: prediction + speculation, predication

Data dependencies

RAW (Read After Write) – task j reads data <u>produced</u> by previous task i

```
Example:
                i: mov 0(%r9), %r10
                i: add %r10, %r11
```

WAW (Write After Write) – task j writes to the same data as task i

```
False dependencies / can be
removed [with renaming]
                               i: mov 0(%r9), %r10
                                add %r11, %r12, %r10
```

WAR (Write After Read) – task j writes to data read by previous i

```
i: mov 0(<mark>%r9</mark>), %r10
j: add %r11, %r12, %r9
```

Origin of wasted clock cycles analysis Uses a small set of Intel hardware event counters



Top-Down Microarchitecture Analysis

- Front End Bound
 - Code Duplication
 - Code Layout (Locality)
 - Frequent Branching
 - Unnecessary Work
- Back End Bound
 - Core Bound
 - Data Dependencies
 - Divisions and Special Functions
 - Memory Bound
 - False Sharing
 - Remote Memory Accesses
 - Scattered Memory Accesses
 - Excessive Memory Accesses

CPU Pipeline Slots																
Not Stalled					Stalled											
Retiri	ing	Bad Speculation			Front End Bound				Backend Bound							
Base	Microcode Sequencer	Branch Misprediction	Machine Clears	Fetch Latency		Fetch Bandwidth		Core Bound		Memory Bound						
Floating Point Arithmetics Other				iCache Miss	Branch Resteers	iTLB Miss	Fetch Source 1	Fetch Source 2	Execution Ports Utilization	Divider	L1 Bound	L2 Bound	L3 Bound	Store Bound	DRAM Bound	
Scalar Vector									0 Ports 1 or 2 Ports 3+ Ports						Latency Bandwidth	

Ahmad Yasin, "A Top-Down method for performance analysis and counters architecture," 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Monterey, CA, 2014, pp. 35-44, doi: 10.1109/ISPASS.2014.6844459.

Intel CPU Metrics Reference