INSTITUTO SUPERIOR TÉCNICO

DEPARTAMENTO DE ENGENHARIA INFORMÁTICA

Organização de Computadores

LEIC

Second Lab Assignment: System Modeling and Profiling

Version 1.0.2

1 Introduction

The goal of this assignment is twofold: (i) to determine the characteristics of a computer's caches, and (ii) to leverage the obtained knowledge about the caches in order to optimize the performance of a given program. For this task, the students will make use of a performance analysis tool to have direct access to hardware performance counters available on most modern microprocessors. The tool that will be used is the standard Application Programming Interface (API): PAPI [1].

In the rest of this section, we make a brief introduction to PAPI, and describe the targeted computer platform and the development environment. In Section 3, we describe the procedure for modeling the L1 and L2 caches of the targeted platform (Subsection 3.1), and provide a guide for analyzing the performance of a matrix-multiply code segment and optimizing it based on the characteristics of the L2 cache of the target architecture (Subsection 3.2).

Section 2 introduces the cache analysis to be performed in the lab through a simple exercise. As preparation for this lab, students need to work on this exercise and the result is **due at the beginning of the lab class**.

1.1 Targeted Platform and Development Environment

IMPORTANT: This assignment must be performed on the computers of your lab classes room. These computers have similar hardware characteristics, and any of them can be used as a target platform. Note that, since this work is hardware-dependent, conducting it on an computer with different hardware characteristics could produce unexpected results, and hence invalidating your work.

To properly setup the development environment, it is necessary to obtain the PAPI library and a set of auxiliary program files. This material can be found in the package <code>lab2_kit.zip</code>, which can be downloaded from the course website. After downloading and uncompressing this package on any of the lab classes' computers, PAPI must be built. To this end, change directories to the location of the PAPI source code: folder <code>papi-X.X.X/src</code>. Compile the code by issuing the commands: <code>./configure</code>, and <code>make</code>. This operation will produce a set of helper tools located in directory <code>src/utils/</code> and create the PAPI library <code>papilib.a</code>. The tool <code>papi_avail</code>, in particular, is useful to determine the PAPI events supported on the target platform. The library will be linked to the auxiliary programs presented in the following sections.

2 Exercise

To help determining the characteristics of the labs computer's caches, the following exercises will help you estimate cache parameters from small C applications.

The first step to get acquainted with the procedure is to determine only the size of the cache using a small C application on a (known) machine, such as the code you have analyzed on lab exercise VI.3. This C code, is a simplified version of the following programs in this assignment. Basically, it iterates over an array to determine the cache size.

To guarantee that you measure the time accurately, please use the following source code (file spark.c of the labkit):

```
// use the Makefile or compile & run from shell> c++ -lrt spark.c -o spark; ./spark
#include <stdio.h>
#include <stdlib.h>
#include <time.h>
timespec diff(timespec start, timespec end)
        timespec temp;
        if ((end.tv_nsec-start.tv_nsec) < 0) {</pre>
                temp.tv_sec = end.tv_sec - start.tv_sec - 1;
                temp.tv_nsec = 1000000000 + end.tv_nsec - start.tv_nsec;
        } else {
                temp.tv_sec = end.tv_sec - start.tv_sec;
                temp.tv_nsec = end.tv_nsec - start.tv_nsec;
        return temp;
main(){
  register int array_size;
  register int index;
  timespec start_usec, end_usec, elapsed_usec;
      /\star Gets the starting time in microseconds \star/
      clock_gettime(CLOCK_PROCESS_CPUTIME_ID, &start_usec);
        /* explore cache size */
        access(...); // see lab exercise VI.3
      /\star Gets the ending time in microseconds \star/
      clock_gettime(CLOCK_PROCESS_CPUTIME_ID, &end_usec);
      elapsed_usec = diff(start_usec, end_usec);
      printf("size: %d \t %lld.%.9ld\n", array_size,
        (long long)elapsed_usec.tv_sec, elapsed_usec.tv_nsec);
 }
```

In order to perform the evaluation you should go to your lab (Alameda: lab 8, 10, 11, 13; Tagus: 1-15) in order to access the cache size by running the application there. You may want to repeat the evaluation of the elapsed time a few times to achieve statistical significance. You should table the relevant results for different cache sizes on the response sheet and make a conclusion regarding the cache size. You can calculate more measures before the output, examine the final part of the source code file.

1. What is the cache capacity of the computer you tested? Please justify.

To discover the other cache parameters, you're going to modify the C application, so that it generates different data access patterns. Please spend a few minutes analyzing the modifications to the source code. The figure below presents the variation of the cache access time on a SPARCstation 1+ workstation (using an unified cache) given the execution of the following code segment.

```
for(array_size = ARRAY_MIN; array_size < ARRAY_MAX; array_size = 2*array_size)
for(stride = 1; stride <= array_size/2; stride = 2*stride) {</pre>
```

```
limit = array_size - stride + 1;
for(i = 10*stride; i != 0; i = i - 1)
    for(index = 0; index < limit; index += stride)
        x[index] = x[index] + 1;</pre>
```

The meaning of each variable is the following:

- an arbitrary large array (1 Mega-entries) that will be repeatedly accessed to measure the cache miss pattern;
- array_size value of the cache size under test; all cache sizes given by integer powers of 2, between ARRAY MIN = 8kB and ARRAY MAX = 64kB should be considered;
- stride states how many entries are being skipped at each access; for example, if the stride is 4, entries 0, 4, 8, 12, ... in the array are being accessed, while entries 1, 2, 3, 5, 6, 7, 9, 10, 11, ... are skipped;
- limit the greatest address that will be accessed for the cache size and access pattern under test; repeat denotes the number of times that each access pattern will be repeated in array x[].

The execution time for this code segment on this machine yield the chart depicted in Figure 1, by varying the adopted value for the *stride* parameter and for different array sizes, defined between AR-RAY_MIN=4kB and ARRAY_MAX=4MB.




Figure 1: Variation of the cache access time with the adopted *stride* value for different cache sizes.

- 2. What is the cache capacity of the SPARCstation 1+?
- 3. What is the size of each cache block?
- 4. What is the L1 cache miss penalty time?

This part of the report is to be submitted at the beginning of the respective laboratory class.

3 Procedure

3.1 Modeling Computer Caches

In the first part of this assignment, the goal is to model the characteristics of the L1 data cache and L2 cache of the targeted computer platform. Next, we provide instructions for performing this analysis.

Use the forms at the end to answer the questions below.

3.1.1 Modeling the L1 Data Cache

The methodology to experimentally model the L1 data cache consists in considering the total amount of data cache misses during the execution of the following code sequence of program cm1.c, similar to the program in Section 2. This program can be found in the package lab2_kit.zip.

a) Change to directory cm1/ and analyze de code of the program cm1.c. Identify its source code with the program described above.

What are the processor events that will be analyzed during its execution? Explain their meaning.

b) Compile the program cm1.c using the provided Makefile and execute cm1. Plot the variation of the average number of misses (*Avg Misses*) with the stride size, for each considered dimension of the L1 data cache (8kB, 16kB, 32kB and 64kB).

NOTE: A fast sketch of these plots can be drawn in your computer by running the following commands:

```
./cm1 > cm1.out
./cm1_proc.sh
```

NOTE 2: You can draw these tables and plots on your computer, print, and attach to the report. You do not have to fill them by hand on the printed report.

NOTE 3: You may need to mark the script as executable before being able to run it.

- c) By analyzing the obtained results:
 - Determine the **size** of the L1 data cache. Justify your answer.
 - Determine the **block size** adopted in this cache. Justify your answer.
 - Characterize the associativity set size adopted in this cache. Justify your answer.

3.1.2 Modeling the L2 Cache

In this part of the assignment, the goal is to experimentally model the characteristics of the L2 cache of the targeted computer platform. To analyze the computer's L2 cache, we will use the same methodology that was introduced in the previous section to model the L1 data cache.

- a) Modify the program cm1.c in order to analyze the characteristics of the L2 cache. (Hint: use the event PAPI_L2_DCM.) Describe and justify the changes introduced in this program.
- b) Compile the program cml.c, execute cml, and plot the variation of the average number of misses (Avg Misses) with the stride size, for each considered dimension of the L2 cache.
- **c)** By analyzing the obtained results:
 - Determine the **size** of the L2 cache. Justify your answer.
 - Determine the **block size** adopted in this cache. Justify your answer.
 - Characterize the **associativity set size** adopted in this cache. Justify your answer.

3.2 Profiling and Optimizing Data Cache Accesses

Often, programmers wishing to improve their programs' performance focus their attention on how the programs affect the computer's caches. In the following, it will be analyzed how simple code changes can help to improve that performance for a matrix multiplication application.

Consider a simple matrix multiplication application, operating on two square matrices of $N \times N$ 16-bit integer elements, with N = 1024. From a mathematical point of view, given two matrices **A** and **B**, with elements a_{ij} and b_{ij} such that $0 \le i, j < N$, the product matrix **C** is defined as:

$$c_{ij} = \sum_{k=0}^{N-1} a_{ik} b_{kj} = a_{i1} b_{1j} + a_{i2} b_{2j} + \dots + a_{i(N-1)} b_{(N-1)j}$$
(1)




Figure 2: Straightforward matrix multiplication.

3.2.1 Straightforward implementation

A straight-forward C implementation of Eq. 1 can look like this:

```
for (i = 0; i < N; ++i)
  for (j = 0; j < N; ++j)
  for (k = 0; k < N; ++k)
    res[i][j] += mul1[i][k] * mul2[k][j];</pre>
```

The two input matrices are mull and mull. The result matrix res is assumed to be initialized to all zeroes.

The provided program mm1.c includes this code sequence and all the necessary initialization steps, as well as the set of statements that are required in order to profile its execution using the PAPI toolbox.

- a) Change to directory mm1/ and analyze de code of the program mm1.c. Identify its source code with the program described above.
 - What is the total amount of memory that is required to accommodate each of these matrices?
- b) Compile the source file mml.c using the provided Makefile and execute it. Fill the table with the obtained data.
- **c)** Evaluate the resulting L1 data cache *Hit-Rate*.

3.2.2 First Optimization: Matrix transpose before multiplication [2]

By analyzing the obtained results, it can be observed that such a straightforward implementation suffers from a severe penalty in what concerns the amount of L2 cache misses resulting from its access pattern. In fact, while mull matrix is accessed sequentially, the inner loop advances the row number of mull (see Fig. 2), meaning successive accesses to far away memory positions.




Figure 3: Transposed matrix multiplication.

One possible remedy to attenuate such problem is based on matrix transposition. In fact, since each matrix element is accessed multiple times, it might be worthwhile to rearrange ("transpose," in mathematical terms) the second matrix mul2 before using it (see Fig. 3):

$$c_{ij} = \sum_{k=0}^{N-1} a_{ik} b_{jk}^T = a_{i1} b_{j1}^T + a_{i2} b_{j2}^T + \dots + a_{i(N-1)} b_{j(N-1)}^T$$
(2)

After the preliminary transposition step, both matrices may be iterated sequentially. As far as the C code is concerned, it now looks like this:

```
short tmp[N][N];
for (i = 0; i < N; ++i)
  for (j = 0; j < N; ++j)
    tmp[i][j] = mul2[j][i];
for (i = 0; i < N; ++i)
  for (j = 0; j < N; ++j)
  for (k = 0; k < N; ++k)
   res[i][j] += mul1[i][k] * tmp[j][k];</pre>
```

Variable tmp is a temporary array to store the transposed matrix.

One direct consequence of this optimization is that it now requires additional accesses to the data memory. Hopefully, this extra cost can be easily recovered, since the 1024 non-sequential accesses per column are usually much more expensive.

a) Change to directory mm2/ and analyze the code of the program mm2.c. Identify its source code with the program described above. Compile this program using the provided Makefile and execute it

Fill the table with the obtained data.

- **b)** Evaluate the resulting L1 data cache *Hit-Rate*.
- c) Change the code in the program mm2.c in order to include the matrix transposition in the execution time. Compile this program using the provided Makefile and execute it.
 - Fill the table with the obtained data.
 - Comment on the obtained results when including the matrix transposition in the execution time.
- d) Compare the obtained results with those that were obtained for the straightforward implementation, by calculating the difference of the resulting hit-rates ($\Delta HitRate$) and the obtained speedups.

3.2.3 Second Optimization: Blocked (tiled) matrix multiply [2]

Despite the good results that may be obtained with the matrix transposition method, in many applications this approach can not be applied, either because the matrix is too large or the available memory is too small. Hence, other alternatives, which do not require the extra copy procedure, should be studied.

The search for an alternative processing scheme should start with a close examination of the involved math and the operations performed by the original implementation. Trivial math knowledge shows that the order of the several additions to obtain each element of the result matrix is irrelevant, as long as each addend appears exactly once. This understanding will lead to solutions which reorder the additions performed in the inner loop of the original code.

According to the original algorithm, the adopted order to access the elements of matrix mul2 is: $(0,0), (1,0), \ldots, (N-1,0), (0,1), (1,1), \ldots$. Although the elements (0,0) and (0,1) are in the same cache line, by the time the inner loop completes one round, this cache line has long been evicted. For this example, each round of the inner loop requires, for each of the three matrices, 1024 cache lines, which is much more than what is available in most processors' caches.

One possible solution is to simultaneously handle more than one iteration of the middle loop, while executing the inner loop. In this case, several values which are guaranteed to be in cache will be used, thus contributing to a reduction of the L2 cache miss-rate. Hence, to maximize the speedup provided by this technique, it is necessary to adapt the dimension of the sub-matrix under processing to the cache block size, by taking into account the size of each matrix element. As a hypothetical example, considering that a short operand occupies 2-Bytes, this means that a 64-Byte cache block will accommodate 32 matrix elements, thus defining the optimal size for the sub-matrix line to be 32 (see Fig. 4).




Figure 4: Blocked matrix multiplication.

As far as the C code is concerned, it now looks like this [2]:

```
#define SM (CLS / sizeof (short))

for (i = 0; i < N; i += SM)
   for (j = 0; j < N; j += SM)
   for (k = 0; k < N; k += SM)
   for (i2 = 0, rres = &res[i][j], rmul1 = &mul1[i][k]; i2 < SM; ++i2, rres += N, rmul1 += N)
      for (k2 = 0, rmul2 = &mul2[k][j]; k2 < SM; ++k2, rmul2 += N)
      for (j2 = 0; j2 < SM; ++j2)
            rres[j2] += rmul1[k2] * rmul2[j2];</pre>
```

The most visible change is that the code has six nested loops now. The outer loops iterate with intervals of SM (the cache line size (CLS) divided by sizeof(short)). This divides the matrix multiplication in several smaller problems which can be handled with more cache locality. The inner loops iterate over the missing indexes of the outer loops. There are, once again, three loops. The k2 and j2 loops are in a different order. This is done because, in the actual computation, only one expression depends on k2 but two depend on j2.

- a) Change to directory mm3/ and analyze the code of the program mm3.c. Identify its source code with the program described above.
 - Change the program source code in order to comply the algorithm parameterization (sub-matrix line size) with the block size (CLS) that was determined in Section 3.1.
 - How many matrix elements can be accommodated in each cache line?
- b) Compile this program using the provided Makefile and execute it. Fill the table with the obtained data.
- c) Evaluate the resulting L1 data cache *Hit-Rate*.
- d) Compare the obtained results with those that were obtained for the straightforward implementation, by calculating the difference of the resulting hit-rates ($\Delta HitRate$) and the obtained speedup.
- e) Compare the obtained results with those that were obtained for the matrix transpose implementation by calculating the difference of the resulting hit-rates (ΔHitRate) and the obtained speedup. If the obtained speedup is positive, but the difference of the resulting hit-rates is negative, how do you explain the performance improvement? (Hint: study the hit-rates of the L2 cache for both implementations; You may use the following PAPI events PAPI_L2_DCH (or PAPI_L2_DCM) and PAPI_L2_DCA. Run papi_avail to check for available events and understand their meaning.)

References

- [1] Performance Application Programming Interface (PAPI). Webpage. "http://icl.cs.utk.edu/papi", December 2008.
- [2] Ulrich Drepper. What every programmer should know about memory. Technical report, Red Hat, Inc., November 2007.
- [3] PAPI User's Guide.
- [4] PAPI Programmer's Reference.

Second Lab Assignment: System Modeling and Profiling

Version 1.0.2


	STUDENTS IDE	NTIFICATION:
	Number:	Name:
,		
3	Procedure	
3.1.	1 Modeling the	e L1 Data Cache
0111	i widucing the	
a)	What are the pr	rocessor events that will be analyzed during its execution? Explain their meaning.

b) Plot the variation of the average number of misses (Avg Misses) with the stride size, for each considered dimension of the L1 data cache (8kB, 16kB, 32kB and 64kB).

Note that, you may fill these tables and graphics (as well as the following ones in this report) on your computer and submit the printed version.

Cache Size	Stride	Avg Misses	Avg Cycl Time
	1		
	2		
	4		
	8		
	16		
	32		
8kBytes	64		
	128		
	256		
	512		
	1024		
	2048		
	4096		
	1		
	2		
	4		
	8		
	16		
	32		
16kBytes	64		
	128		
	256		
	512		
	1024		
	2048		
	4096		
	8102		

Cache Size	Stride	Avg Misses	Avg Cycl Time
	1		
	2		
	4		
	8		
	16		
	32		
32kBytes	64		
	128		
	256		
	512		
	1024		
	2048		
	4096		
	8102		
	16384		
	1		
	2		
	4		
	8		
	16		
	32		
64kBytes	64		
	128		
	256		
	512		
	1024		
	2048		
	4096		
	8102		
	16384		
	32768		




	the size of the L1 data of			
Determine t	the block size adopted	in this cache. Justify	vour answer	
	no block size adopted		your unswer.	
Characterize	e the associativity set s	size adopted in this	cache. Justify your ans	swer.

3.1.2 Modeling the L2 Cache

a) Describe and justify the changes introduced in this program.



b) Plot the variation of the average number of misses (*Avg Misses*) with the stride size, for each considered dimension of the L2 cache.



	the size of the L2 cach	c. gasary your ansv		
Determine t	the block size adopted	in this cache. Justi	fy your answer.	
Characterize	e the associativity set	size adopted in this	cache. Justify you	r answer.

3.2 Profiling and Optimizing Data Cache Accesses

3.2.1 Straightforward implementation

Fill the following table with the obtained data.	
Total number of L1 data cache misses	>
Total number of load / store instructions completed	>
T. 1 1 C.1 1 1	>
Total number of clock cycles	,
Elapsed time Evaluate the resulting L1 data cache <i>Hit-Rate</i> :	
Elapsed time	seco
Elapsed time	
Evaluate the resulting L1 data cache <i>Hit-Rate</i> :	sec
Evaluate the resulting L1 data cache <i>Hit-Rate</i> : First Optimization: Matrix transpose before multiplication [sec
Evaluate the resulting L1 data cache <i>Hit-Rate</i> : First Optimization: Matrix transpose before multiplication [Fill the following table with the obtained data.	
Evaluate the resulting L1 data cache <i>Hit-Rate</i> : First Optimization: Matrix transpose before multiplication [Fill the following table with the obtained data. Total number of L1 data cache misses	[2]
Evaluate the resulting L1 data cache <i>Hit-Rate</i> : First Optimization: Matrix transpose before multiplication [Fill the following table with the obtained data. Total number of L1 data cache misses Total number of load / store instructions completed	[2]
Evaluate the resulting L1 data cache <i>Hit-Rate</i> : First Optimization: Matrix transpose before multiplication [Fill the following table with the obtained data. Total number of L1 data cache misses Total number of load / store instructions completed Total number of clock cycles	[2]
Evaluate the resulting L1 data cache <i>Hit-Rate</i> : First Optimization: Matrix transpose before multiplication [Fill the following table with the obtained data. Total number of L1 data cache misses Total number of load / store instructions completed	[2]
Evaluate the resulting L1 data cache <i>Hit-Rate</i> : First Optimization: Matrix transpose before multiplication [Fill the following table with the obtained data. Total number of L1 data cache misses Total number of load / store instructions completed Total number of clock cycles	[2]

Fill the following table with the obtained data.						
Total number of L1 data cache misses	×10					
Total number of load / store instructions completed	×1					
Total number of clock cycles	×1					
Elapsed time	secon					
Comment on the obtained results when including the	matrix transposition in the execution tin					
Compare the obtained results with those that were obtated by calculating the difference of the resulting hit-rates						
$\Delta HitRate = HitRate_{mm2} - HitRate_{mm1}:$						
$Speedup(\#Clocks) = \#Clocks_{mm1}/\#Clocks_{mm2}$	Speedup($\#$ Clocks) = $\#$ Clocks _{mm1} / $\#$ Clocks _{mm2} :					
$Speedup(Time) = Time_{mm1}/Time_{mm2}:$						
Comment:						
Comment:						
Second Optimization: Blocked (tiled) matrix mul	tiply [2]					
How many matrix elements can be accommodated in	each cache line?					
flow many matrix elements can be accommodated in	each cache fine:					
Fill the following table with the obtained data.						
Total number of L1 data cache misses	×1					
Total number of L1 data cache illisses	<u> </u>					

Elapsed time	seconds
Total number of clock cycles	×10 ⁶
Total number of load / store instructions completed	$\times 10^6$
Total number of L1 data cache misses	$\times 10^{6}$

	Compare the obtained results with those that were obtained for the straightforward implementation
	by calculating the difference of the resulting hit-rates ($\Delta HitRate$) and the obtained speedup.
	Δ HitRate = HitRate _{mm3} - HitRate _{mm1} :
	$Speedup(\#Clocks) = \#Clocks_{mm1}/\#Clocks_{mm3}:$
	Comment:
	Compare the obtained results with those that were obtained for the matrix transpose implementation by calculating the difference of the resulting hit-rates ($\Delta HitRate$) and the obtained specific the obtained speedup is positive, but the difference of the resulting hit-rates is negative, do you explain the performance improvement? (Hint: study the hit-rates of the L2 cache for implementations;) $\Delta HitRate = HitRate_{mm3} - HitRate_{mm2}$:
	Speedup($\#$ Clocks) = $\#$ Clocks _{mm2} / $\#$ Clocks _{mm3} :
	Comment:
3	Comparing results against the CPU specifications
t uf	Comparing results against the CPU specifications that you have characterized the cache on your lab computer, you are going to compare it again facturer's specification. For this you can check the device's datasheet, or make use of the computer. Comment the results.
nuf	hat you have characterized the cache on your lab computer, you are going to compare it again acturer's specification. For this you can check the device's datasheet, or make use of the compare it again.
v t	hat you have characterized the cache on your lab computer, you are going to compare it again acturer's specification. For this you can check the device's datasheet, or make use of the com

DUE IN CLASS

Second Lab Assignment: System Modeling and Profiling

	STUDENTS IDENTIF	ICATION:										
	Number:	Name:										
2]	Exercise											
Pleas	se justify all your ans	wers with	values	s from the ex	xperi	ments						
	What is the cache							write	the	worksta	ation	name)?
	Cache Size						(P					
	t2-t1											
	# accesses a[i]											
	# mean access tin	ne										
For t	he SPARCstation 1+:											
2.	What is the cache ca	apacity?										
3.	What is the size of e	each cache	block	ς?								

4. What is the L1 cache miss penalty time?

2

A PAPI - Performance Application Programming Interface

The PAPI project [1] specifies a standard Application Programming Interface (API) for accessing hardware performance counters available in most modern microprocessors. These counters exist as a small set of registers that count *Events*, defined as occurrences of specific signals related to the processor's function (such as cache misses and floating point operations), while the program executes on the processor. Monitoring these events may have a variety of uses in the performance analysis and tuning of an application, since it facilitates the correlation between the source/object code structure and the efficiency of the actual mapping of such code to the underlying architecture. Besides performance analysis, and hand tuning, this information may also be used in compiler optimization, debugging, benchmarking, monitoring and performance modeling.

PAPI has been implemented on a number of different platforms, including: Alpha; MIPS R10K and R12K; AMD Athlon and Opteron; Intel Pentium II, Pentium III, Pentium M, Pentium IV, Itanium 1 and Itanium 2; IBM Power 3, 4 and 5; Cell; Sun UltraSparc I, II and II, etc.

Although each processor has a number of events that are native to that specific architecture, PAPI provides a software abstraction of these architecture-dependent *Native Events* into a collection of *Preset Events*, also known as *predefined events*, that define a common set of events deemed relevant and useful for application performance tuning. These events are typically found in many CPUs that provide performance counters. They give access to the memory hierarchy, cache coherence protocol events, cycle and instruction counts, functional unit, and pipeline status. Hence, preset events may be regarded as mappings from symbolic names (PAPI preset name) to machine specific definitions (native countable events) for a particular hardware resource. For example, Total Cycles (in user mode) is mapped into PAPI_TOT_CYC. Some presets are derived from the underlying hardware metrics. For example, Total L1 Cache Misses (PAPI_L1_TCM) is the sum of L1 Data Misses and L1 Instruction Misses on a given platform. The list of preset and native events that are available on a specific platform can be obtained by running the commands papi_avail and papi_native_avail, both provided by the papi source distribution.

Besides the standard set of events for application performance tuning, the PAPI specification also includes both a high-level and a low-level sets of routines for accessing the counters. The high level interface consists of eight functions that make it easy to get started with PAPI, by simply providing the ability to start, stop, and read sets of events. This interface is intended for the acquisition of simple but accurate measurement by application engineers [3, 4]:

- PAPI_num_counters get the number of hardware counters available on the system;
- PAPI_flops simplified call to get Mflops/s (floating point operation rate), real and processor time;
- PAPI_ipc gets instructions per cycle, real and processor time;
- PAPI accum counters add current counts to array and reset counters;
- PAPI_read_counters copy current counts to array and reset counters;
- PAPI_start_counters start counting hardware events;
- PAPI_stop_counters stop counters and return current counts.

The following is a simple code example of using the high-level API [3, 4]:

```
#include <papi.h>
#define NUM_FLOPS 10000
#define NUM EVENTS 1
 int Events[NUM_EVENTS] = {PAPI_TOT_INS};
 long_long values[NUM_EVENTS];
  /* Start counting events */
  if (PAPI_start_counters(Events, NUM_EVENTS) != PAPI_OK)
   handle_error(1);
  do_some_work();
  /* Read the counters */
  if (PAPI_read_counters(values, NUM_EVENTS) != PAPI_OK)
   handle_error(1);
  printf("After reading the counters: %lld\n", values[0]);
  do_some_work();
  /* Add the counters */
  if (PAPI_accum_counters(values, NUM_EVENTS) != PAPI_OK)
    handle error(1):
  printf("After adding the counters: %lld\n", values[0]);
  do_some_work();
  /* Stop counting events */
 if (PAPI_stop_counters(values, NUM_EVENTS) != PAPI_OK)
   handle_error(1);
 printf("After stopping the counters: {ld\n}, values[0]);
```

Possible output:

```
After reading the counters: 441027
After adding the counters: 891959
After stopping the counters: 443994
```

The fully programmable low-level interface provides more sophisticated options for controlling the counters, such as setting thresholds for interrupt on overflow, as well as access to all native counting modes and events. Such interface is intended for third-party tool writers or users with more sophisticated needs.

The PAPI specification also provides access to the most accurate timers available on the platform in use. These timers can be used to obtain both real and virtual time on each supported platform: the real time clock runs all the time (e.g., a wall clock), while the virtual time clock runs only when the processor is running in user mode.

In the following code example, PAPI_get_real_cyc() and PAPI_get_real_usec() are used to obtain the real time it takes to create an event set in clock cycles and in microseconds, respectively [3, 4]:

```
#include <papi.h>
main(){
  long_long start_cycles, end_cycles, start_usec, end_usec;
  int EventSet = PAPI_NULL;
  if (PAPI_library_init(PAPI_VER_CURRENT) != PAPI_VER_CURRENT)
  /*Create an EventSet */
  if (PAPI_create_eventset(&EventSet) != PAPI_OK)
    exit(1);
  /\star Gets the starting time in clock cycles \star/
  start_cycles = PAPI_get_real_cyc();
  /\star Gets the starting time in microseconds \star/
  start_usec = PAPI_get_real_usec();
  do_some_work();
  /\star Gets the ending time in clock cycles \star/
  end_cycles = PAPI_get_real_cyc();
  /\star Gets the ending time in microseconds \star/
  end_usec = PAPI_get_real_usec();
  printf("Wall clock cycles: %lld\n", end_cycles - start_cycles);
prinf("Wall clock time in microseconds: %lld\n", end_usec - start_usec);
```

Possible output:

```
Wall clock cycles: 100173
Wall clock time in microseconds: 136
```