**Mamata Swain**

e-mail- [mamataswain2012@gmail.com](mailto:mamataswain2012@gmail.com)

contact no-07350007464

Kharghar-Navi Mumbai,Maharastra

|  |
| --- |
| **Education Details** |

* 2014 : PG-DIVESD from CDAC Pune with 66% marks.
* 2012 : B.Tech in Electrical & Electronics Engineering in

CIT, Bhubaneswar with 85% marksunder BPUT,Odisha.

* 2007 :12th from JyotiVihar Junior College, Burla with

80%  marks under CHSE, Odisha.

* 2005: Matriculation from Govt. Girls High School, Burla with

82%  marks under BSE, Odisha.

|  |
| --- |
| **Academic Projects** |

Title : porting of real time operating system(ucos-II) and implementing traffic light controller

Platform : Embedded C

Description : This project describes details about the real time operating system Ucos-II design and implementation of traffic light controller.In this we used the concept of real time operating system like semaphore ,multitasking etc and also displayed it on hyperterminal.

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Title : speed control of PMDC motor using PID controller

Platform : Electronic Circuit Design

Description : There are many different DC motor types in the market and all with its good and bad attributes. Such bad attribute is the lag of efficiency. In order to overcome this problem a controller is introduce to the system. PID Controller or Proportional Integral Derivative Controller is a generic control loop feedback mechanism widely used in industrial

control systems. A PID controller attempts to correct the error between a measured process variable and a desired set point by calculating.

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Title : Door entry detection using FPGA in verilog

Platform : RTL Coding (Verilog/System Verilog/VHDL)

Description : This project was implemented using RTL coding verilog ,FPGA was used to implement control of the system aswell in this we used IR sensor to calculate entry and exit of duty with the help of counter.

|  |
| --- |
| **Organisational Experience** |

* Working as a Embedded Design Engineer – R & D with RADIX Electrosystem Pvt Ltd – SEP 2014 – Present

|  |
| --- |
| **Summer Training** |

* 2010 : Summer Training in HHEP, Burla under OHPC,Odisha.

|  |
| --- |
| **Technical Skills:** |

* Programming Languages : C, C++,Verilog,VHDL,Embedded C.
* Operating System : LINUX, Windows (XP/07).
* Software tools : AutoCAD(2D &3D),XILINX,

TURBO C.

|  |
| --- |
| **Volunteer works** |

* June 2010 : Co-ordinated in National Social Service

(NSS)program on IT-LITERACY in Bhubaneswar.

* February 2010 : Volunteered in the blood donation camp

(REDCROSS) in CIT**.**

* Sept 2011 : Member CSR of Centurion University.