Antitrust Policy Notice

RISC-V International meetings involve participation by industry competitors, and it is the intention of RISC-V International to conduct all its activities in accordance with applicable antitrust and competition laws. It is therefore extremely important that attendees adhere to meeting agendas, and be aware of, and not participate in, any activities that are prohibited under applicable US state, federal or foreign antitrust and competition laws.

Examples of types of actions that are prohibited at RISC-V International meetings and in connection with RISC-V International activities are described in the RISC-V International Regulations Article 7 available here: https://riscv.org/regulations/

If you have questions about these matters, please contact your company counsel.

RISC-V®

RISC-V International

RISC-V is a free and open ISA enabling a new era of processor innovation through open standard collaboration. Born in academia and research, RISC-V ISA delivers a new level of free, extensible software and hardware freedom on architecture, paving the way for the next 50 years of computing design and innovation.

We are a transparent, collaborative community where all are welcomed, and all members are encouraged to participate. We are a continuous improvement organization. If you see something that can be improved, please tell us. help@riscv.org

We as members, contributors, and leaders pledge to make participation in our community a harassment-free experience for everyone.

https://riscv.org/risc-v-international-community-code-of-conduct/

Agenda

1. Submission status update (llvm, binutils)
2. Github reported issues
3. FOSSi – newsletter, Overlay publication
4. Round table - q&a

RISC-V®

Submission status update

- LLVM/Clang
  - overlay patches updated following further review and related issues opened on HLD
    - https://reviews.llvm.org/D109371
    - https://reviews.llvm.org/D109372
  - patch submitted to add new reserved register ELF attribute
    - https://reviews.llvm.org/D113890
- GNU Binutils - work in progress
- GNU GDB - work in progress

RISC-V®

Github reported issues

- [Issue 28 - overlay attributes in the compiler (overlaycall, overlaydata)](#)
- [Issue 29 - Names of relocations used by the overlay system](#)
- [Issue 30 - Include section in high level document for assembler syntax](#)

RISC-V®

FOSSi – newsletter

- Link to the newsletter - https://medium.com/librecores/el-correo-libre-issue-44-bd307e35b8a6
- Link to the article itself - https://github.com/fossi-foundation/embedded-sw-overlay/blob/master/docs/article-for-fossi-v2.pdf

RISC-V®

Round table – Q&A

- Open issues

Thank You