```
Problem #3 [25 pts]

Consider the following AVR assembly code from your lab that modifies the TekBot to push an object. Some modifications to the wiring of the TekBot are made as shown in the diagram on the next page.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        Interrupt Vectors
                                                                                        r16, low(RAMEND)
SPL, r16
r16, high(RAMEND)
SPN, r16
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       .cseq
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         : Beginning of code segment
       ; Initialize Port A for output
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Interrupt Vectors
                                                                                                                                                                                                                                       ; Set Port A outputs to low
                                                                              ; Initialize Fort B for input
; Activate pull-up resistors;
to set up active low pins
ONTA, ris
; to set up active low pins
(... mask and cheek if right whisker
rish tht 2 lines of code); if right whisker not hit bra
roall Hittight
ripp MAIN
(... cheek if left whisker hit one line);
roall Hittight
ripp MAIN
(... cheek if left whisker hit one line);
rall Hittight
ripp MAIN
(... cheek if left whisker hit one line);
firsh whisker hit continue w
roall Hittight
ripp MAIN

AND
The Main active the continue w
roall Hittight
ripp MAIN

AND
The Main active the continue w
roall Hittight
ripp MAIN

AND
The Main active the continue w
roall Hittight
ripp MAIN

AND
The Main active the continue w
roall Hittight
ripp MAIN

AND
The Main active the continue w
roall Hittight subroutina
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        $000A {IRQ4 => pin4, PORTE}
HitRight ; Call hit right function
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Return from interrupt
pin5, PORTE)
; Call hit left function
; Return from interrupt
                                                                                                                                                                                                                                     one line _)
; if no whisker hit continue with loop
; run HitLeft subroutine
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Initialization
                                                                                        ldi r16, $00
out PORTA, r16
ldi waitont, WTime
roall Wait
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Turn right
                                                                                                                   PORTA, r16
waitont, WTime
Wait
                                                                                                                          wait
e forward again: one line...)
PORTA, r16
                                                                                       ldi r16, $00
out PORTA, r16
ldi waitont, WTime
roall Wait
                                                                                                                                                                                                                                     ; Set output port to move backwards
                                                                                       out PORTA, r16 ; Tur
ldi waitent, WTime
reall Wait
(... Move forward again: one line ...)
out PORTA, r16
ret
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   our PONTB, Bpr ; j8ct the default output for Port B ; Initialize Port for input in the process of the process o
Initialization: Ports
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Initialize Port B for output
                                                                     westor the id and st mastruch
.include "ml20def.ino"
.def mpr = ri6
.def length = ri7
.def length = ri7
.def length = ri7
.def length = ri7
.def solor ri8
.def solor
.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   Bit 7 Bit 4 Bit 5 Bit 6 Int 6 Bit 6 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 DDRB, mpr
mpr, $00
PORTB, mpr
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     : Set the default output for Port B
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Initialize Port E for input

Bit 5

Bit 4

Idi mpr. (0<-KMRKT)|(0<-KMRKT) DDEE = 00000000 for input

out DDEE, mpr
; Set the DDE register for Port E

ddi mpr. (1<-KMRKT)|(1<-KMRKT)
out PORTE, mpr
; Set the Port E to Input with Ni-I
                                                                                                                                                                                                       : Initialize I pointer
                                                                                                                                     (1)
(2)
(3)
(4)
                                                                                              length,
two, 2
                                                                     dec length LOAD
                                                                                                                                                                                                     ; Load 8-bit data from prog memory ; Store data to data memory
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Initialization: Interrupts
                                                                                                mpr, 0b11000000
EICRB, mpr
mpr, 0b10000000
EIMSK, mpr
mpr, 500
DDRE, mpr
mpr, srr
PORTE, mpr
                                                                       ldi
out
ldi
out
ldi
out
ldi
out
                                                                       reall LCDWrLn1
rjmp MAIN
                                                                     ; initialize Y pointer to point to first
; digit of score (high byte)
; read in ASCII representation
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            External Interrupt Control Register B (EICRB)
                                                                                                                                                                                        ; Convert to binary
; Update score value by adding 2
; Convert to ASCII
; write new ASCII score to data memory
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ISC71|SC70|SC61|SC60|SC51|SC50|SC41|SC40
              BIN2ASCII:
                                                                        (_
; read binary value located in r0, writes ASCII conversion to r1:r0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Set to trigger on falling edge
              ASCIIZBIN:
                                                                        ; read ascil value into rl:r0, write binary conversion to r0 ret \,
```

; sixteen characters

; Load Move Backwards command ; Send command to port ; Wait for 1 second (WTime=100, waitcnt=r17) ; Call wait function

; Load Turn Left Command (PORTB, pin 6) ; Send command to port ; Wait for 1 second ; Call wait function

Looking at the EIMSK register we see that the most significant bit is set. Another way of knowing the interrupt is by looking at the Interrupt vector being used, which is \$0010. Therefore, External interrupt 7 or (INT7) is being used to trigger the score update.

We know this from how the External Interrupt Control Register B (EICRB) is being set. Notice that the two most significant bits which correspond to Interrupt 7 and are set to 11 which configure the interrupt sensors to be rising edge.

BitRight
Handles functionality of the TekBot when the right whisker is triggered.

Wait Subroutine

Wait
A wait loop that is 16 + 159975*vaitcnt cycles or roughly
waitcnt*lone. Just initialize wait for the specific amount
of time in lone intervals. Here is the general equation
for the number of clock cycles in the wait loop:

((3 * licnt * 3) * olcnt * 3) * waitcnt * 13 * call

; load outer-loop counter register

; load inner-loop counter register

HitRight Subroutine

This interrupt is on Port E.

(b) The interrupt is configured as rising edge

Hithight: ;;Save mpr, wait, SREC registers; ;Nove Backwards for a second ldi r16, 500 out PORTB, r16 ldi waitcnt, Wtime rcall Wait ; Turn left for a second ldi r16, abacanaga

p: → ldi r19, 224 (1)

OLoop: ldi r18, 237 (1)

r16, 0b00100000 PORTB, r16 waitcnt, WTime Wait

reall Wait
; Move Forward again
ldi r16, 0001100000 ; Load Move Forward comma
out FORTB, r16 ; Send command to port
;;Restore mpr, wait, SREC registers
ret ; Return from subroutine

16 MHz clock rate => 62.5 nsec per clock cycle Why triple-nested loop? Only 8-bit registers!

ode 118, 227 (1) ; load inner-loop counter region of the control o

HitRight:

External Interrupt Mask Register (EIMSK) INT7 INT6 INT5 INT4 INT3 INT2 INT1 INT0 1 => Enabled

HitRight Subroutine

```
; Save variable by pushing them to the stack
push A , Save A register
push asco ; Save Shegister
push XH ; Save X-ptr
push XH ; Save X-ptr
push YH ; Save X-ptr
push YH ; Save Y-ptr
push ZH
push ZH
push ZH
push ZH
ADD16:
                                        ldi
ldi
                                                                              YL, low(addrB); Load low byte
YH, high(addrB); Load high byte
                                                                              XL, low(addrA); Load low byte
XH, high(addrA); Load high byte
                                       ldi
ldi
                                                                              ZL, low(addrSL)
ZH, high(addrSH)
                                       ldi
ldi
                                                                            A, X+ ;Get byte of A
B, Y+ ; Get byte of B
A, B ; add them together
Z+, A ; Store into Z
A, X ; Get second byte of A
B, Y ; Get second byte of B
A, B ; Add with carry A and B
Z+, A ; Store A into Z
                                                                      ariable by popping them from the stack in reverse order\
```

```
; Save variable by pushing them to the stack push , Save A register push B ; Save B register push B ; Save B register push rbi ; Save rbi register push rio ; Save rlo register push xio ; Save rlo register push xio ; Save rlo register push xii ; Save Y-pri
                                                                                                                                                    ; Save Y-ptr
                                                                                                                                                   ; Save Z-ptr
                                              clr
                                                                                                                                                     ; Maintain zero semantics
                                                                                                                                              g address of B
; Load low byte
; Load high byte
                                                                                      ; Set Y to beginning YL, low(addrSL) YH, high(addrSH)
                                              ; Set Z to begginning address of resulting Product
ldi ZL, low(LAddrP) ; Load low byte
ldi ZH, high(LAddrP); Load high byte
                                             ; Begin outer for loop
ldi oloop, 3
                                             ; Set X to
ldi
ldi
                                                                                     ginning address of
XL, low(addrSL)
XH, high(addrSL)
                                             ; Begin inner for loop
ldi iloop, 3
                                                                                                         ; Get byte of A operand
; House of A operand
; House of A operand
; House of A operand
; Get a result byte from memory
; Get the ment result byte from sem
; thi or hit # B + carry
; Get a third byte from the result
; Store third byte to memory
; Store second byte a to memory
; Store second byte to memory
; Store second byte to memory
; Store third byte to memory
; Store third byte to memory
                                     ; Decrement counter
; Loop if iLoop != 0
                                       dec iloop
brne MUL24_ILOOP
; End of inner for Loop
                                      sbiw ZH:ZL, 2
adiw YH:YL, 1
dec oloop
brne MUL24_OLOOP
                                                                                                              ; Z <= Z - 1
; Y <= Y + 1
; Decrement counter
; Loop if oLoop != 0
                                     ; end of Outer for loop
                                     , thin to code its loop

7. Restore variable by popping them from the stack in reverse order. Dop

pop cloop; Restore all registers in reverves order

pop 2 H

pop 2 H

pop 1 L

pop 3 L

pop 3 L

pop 3 L

pop 3 L

pop 5 Seto

pop 7 L


pop 5 Seto

pop 7 L

pop 5 Seto
                          ;Stack Pointer (VERY IMPORTANT!!!!)
ldi mpr, LOW (RAMEND)
out SPL, mpr
ldi mpr, HIGH (RAMEND)
out SPH, mpr
     ;I/O Ports
; Initialize Port B for output
; Lights on Receiver board
id: mpr, 200
ous PORTS, mpr
id: mpr, 227
out DORB, mpr
                                                                                                                            ; set FORTB to output
                                                                                                                            ; set Fort B directional register ; for output
                          ; Initialize Fort D for input
ldi mpr, SFF
out PORID, mpr
ldi mpr, 500
out DDRD, mpr
                                                                                                                            ; set PortD for inputs
                                                                                                                            ; set Fort D directional register for inputs ; for input
                          ;Set to Normal data rate
; baudrate at 2400bps
ldi mpr, $01
sts UBRRIH, mpr
ldi mpr, $20
sts UBRRIL, mpr
                           ;Enable receiver and enable receive interrupts ldt mpr, (1<<RNCH1)|(1<<RNCH1)|(1<<TXEN1) sts UCSR1B, mpr
   ;External Interrupts
;Set the External Interrupt Mask
ldi mpr, (1<<INT1) | (1<<INT0)
out EIMSK, mpr
                            ;Set the Interrupt Sense Control to Rising Edge detection ldi mpr, (1<<18500)| (1<<18501)| (1<<18501)| (1<<18501)| (1<<18501)| (1<51801)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| (1</18501)| 
                            ldi mpr, $00
sts EICRB, mpr
                           ;Other
ldi hit_cnt, 3
                                                                                                          ; start hit count at 3 so ready to decrement
[20 pts] sei
           (a) Convert 369.3125<sub>10</sub> to binary, octal, and hexadecimal.
               (b) Convert 10111101.1012 to decimal, octal, and hexadecimal.

    (c) Convert 326.5<sub>8</sub> to decimal, binary, and hexadecimal.
    (d) Convert F3C7.A<sub>16</sub> into binary, octal, and decimal.

               Show the entire conversion process.
     (a) 369.3125<sub>10</sub> consists of a integer part (369) and a fraction part (0.3125).
 Fraction = 0.3125
                                             Integer
 0.3125 \times 2 = 0.625 \implies 0
 0.625 × 2 =1.25 ⇒ 1
 0.25 \times 2 = 0.5
 0.5 \times 2 = 1.0
 0.3125_{10} = 0.0101_2
 Thus, 369.3125_{10} = 101110001.0101_2
In octal => 561.24.
 In hexidecimal => 171.5<sub>16</sub>
(c) To obtain decimal
           326.5_8 = 3 \times 8^2 + 2 \times 8^4 + 6 \times 8^9 + 5 \times 8^4 = 192 + 16 + 6 + 0.625 = 214.625_{st}
            326.5_8 \implies 11\ 010\ 110\ .\ 101_2 = 11010110.101_2
             To obtain hexadecimal
             326.5_8 \implies 11010110.101_2 \implies 1101\ 0110\ .\ 1010_2 = D6.A_{16}
 (d) There are many ways to do this. To obtain decimal, we do the following
           F3C7.A_{16} \Longrightarrow 15 \times 16^{\circ} + 3 \times 16^{\circ} + 12 \times 16^{\circ} + 7 \times 16^{\circ} + 10 \times 16^{\circ} = 62407.625_{\circ}
             To obtain binary,
             F3C7.A<sub>16</sub> = 1111 0011 1100 0111 . 1010<sub>2</sub>
            Once we have binary, we can easily convert it to octal 1 111 001 111 000 111 . 101 0_2 = 171707.5_8
```



ptSc)
Schwider the implementation of the SUBI Rd, K. (Subtract Immediate) instruction on the enhanced AVR datapath.

(a) List and explain the sequence of seconogradions required to implement SUBI Rd, K.

(b) List and explain the control signals and the Register Address Logic (RAL) output for the SUBI Rd, K.

instruction.

Note that this instruction takes one execute cycle (EX). Control signals for the Fetch cycle are given below.

Clearly explain your reasoning.

Only one execute cycle is needed. Similar to CPI discussed in class, subtraction is performed, however the destination register stores the result.

Stage	Micro-operations
EX	$Rd \leftarrow Rd - K$

Control	IF	SUBI
Signals	IF	EX
MJ	00	XX
MK	0	X
ML	0	X
IR en	1	X
PC en	1	0
PCh en	0	0
PCl en	0	0
NPC en	1	X
SP_en	0	0
DEMUX	X	X
MA	x	0
MB	x	0
ALU f	XXXX	0010
MC	XX	00
RF wA	0	0
RF wB	0	1
MD	X	X
ME	x	X
DM r	x	X
DM_w	0	0
MF	X	X
MG	XX	XX
Adder_f	XX	XX
MH	X	X
MI	X	X

EX: Rd is read from the Register File by providing Rd to the rA address input. The immediate value K is selected as the second operand to the ALU (input B) by setting MA to 0. Note that this is the only way we can provide an immediate value as an operand to the ALU.

Subtraction is performed (ALU_f = 0010) and the result is written back to Rd using four important signals: MB is set to 0 to select the result, MC is set to 00 to select the output of MUXB, RF_wB is set to 1 load a register with the data at niB, and the wB address input is set to Rd to select the proper register to be written to.

Since we are not writing to any other registers or Data memory, RF wA and DM, we are set to 0. All other control signals can be "don't cares" except for PC en/PC-le, and SP en to prevent the PC register and SP register from being overwritten. Note that RF, en can be "don't cares" servise since this is the last execute cycle and the IR register will be overwritten in the Fetch (i.e., next) cycle. cycle.
m of the ST X+, Rr (Store Indirect and Post-Increment) instruction on the enhanced

AVR datapath.

(a) List and explain the sequence of microoperations required to implement ST X+, Rr.

(b) List and explain the control signals and the Register Address Logic (RAL) output for the ST X+, Rr.

instruction. Note that this instruction takes two execute cycles (EX1 and EX2). Control signals for the Fetch cycle are given below. Clearly explain your reasoning.

As with all load and store operations we require 2 cycles. This instruction performs a store with post-increment for which the first cycle uses the data path as outlined in Side 27 of Lecture 4. Note that as we set the Data Memory pointer through DMAR, we are also incrementing the X pointer and writing the modified value back to the register file. In the second cycle we transfer the contents of the source register Rr to the location pointed to by X, which was already set in the DMAR register on the first cycle.

Stage	Micro-operations
EX1	DMAR - XI:XI, Xh:XI - Xh:XI + 1
EX2	M[DMAR] ← Rr

Control	JF.	ST X+, Rr		
Signals	IF	EXI	EX2	
MJ	00	XX	XX	
MK	0	x	x	
ML	0	x	X	
R_en	1	0	X	
PC_en	1	0	0	
PCh en	0	0	.0	
PC1 en	0	0	0	
NPC_en	1	x	х	
SP_en	0	0	0	
DEMUX	х	x	X	
MA	x	x	x	
MB	Х	X	X	
ALU_f	XXXX	XXXX	XXXX	
MC	XX	01	XX	
RF_wA	0	1	0	
RF_wB	0	1	0	
MD	x	х	- 1	
ME	x	x	1	
DM_r	Х	x	0	
DM_w	0	0	- 1	
MF	X	x	X	
MG	XX	10	XX	
Adder_f	XX	01	XX	
MH	x	0	X	
MI	x	x	x	

RAL	ST X	+, Rr
Output	EXI	EX2
wA	Xh	X
wB	XI	x
rA	Xh	x
rB	XI	Rd

SX2:

You have DMAR has been set, it is provided as the address to Data themory through MUXE by setting ME to 1. Also the content of Rt is read from the register file by providing Rt to 1B (note that Rt is a sean as Rt for stores). Then Rt is written to Data Memory by setting DM w to 1. All other control signals can be don't cares except PC_entPC_ent and ST en, which need to be set to 0 tively, from being overwritten. Note that Rt en can be "don't cares" to the properties of the store of the st

since this is the last execute cycle and the IR revisitor will be coorwritten in the fatch five next) cycle

- Consider the implementation of the RCALL (Relative Call to Subroutine) instruction on the enhanced AVR
datapath shown below.

apath shown below.

List and explain the sequence of microoperations required to implement RCALL.

List and explain the control signals and the Register Address Logic (RAL) output for the RCALL instruction the that this instruction takes three execute cycles (EX1, EX2 and EX3). Control signals for the Fetch cycle are neblow. Clearly explain your reasoning.

RCALL involves overwriting the PC with a target address computed relative to PC+1 (the address of the next instruction). Furthermore, the return address must be stored onto the stack.

W F.

Stage	Micro-operations
EX1	$M[SP] \leftarrow RARI, SP \leftarrow SP - I$
EX2	M[SP] ← RARb, SP ← SP - 1
EX3	PC ← NPC + se k

ŧ	Ъ	1	
٩		^	

Control	IF		RCALL	
Signals	IF.	EX1	EX2	EX3
MJ	00	XX	XX	01
MK	0	x	x	x
ML	0	X	X	X
IR en	1	0	0	x
PC en	1	x	X	- 1
PCh_en	0	0	0	0
PCl_en	0	0	0	0
NPC_en	- 1	0	0	X
SP_en	0	1	1	0
DEMUX	X	X	X	X
MA	x	x	X	x
MB	x	x	x	x
ALU_f	XXXX	XXXX	XXXX	XXXX
MC	XX :	XX	XX	XX
RF_wA	0	0	0	0
RF_wB	0	0	0	0
MD	X	0	0	Х
ME	x	0	0	X
DM_r	X	0	0	X
DM_w	0	1	1	0
MF	X	X	X	0
MG	XX	00	00	01
Adder_f	XX	10	10	00
MH	X	X	X	X
MI	x	0	110	X

RAL	ii.	RCALL	
Output	EX1	EX2	EX3
rA.	x	*	x
В	X	x	х
A	x	- 1	x
3	x	- 3	X

ME	x	0	0	X	
DM_r	x	0.	0	X	
DM_w	0	1	1	0	
MF	X	X	X	0	
MG	XX	00	00	01	
Adder f	XX	10	10	00	
MH	X	X	X	X	
MI	x	0	0.114.00	X	

(a) List and explain the sequence of microoperations required to implement CPI Rd, K.
 (b) List and explain the control signals and the Register Address Logic (RAL) output for the CPI Rd, K

	Note that this instruction explain your reasoning	n takes one	execute cycle (EX). Control signals for the Fetch cycle are given below.	Clearly
(a)		Stage	Micro-operations	1
EX:	Rd - K	IF	$IR \leftarrow M[PC], PC \leftarrow PC + 1, NPC \leftarrow PC + 1, RAR \leftarrow PC + 1$	

Control	IF	CPI
Signals		EX
MJ	00	XX
MK	0	X
ML	0	x
IR_en	1	X
PC_en	1	0
PCh_en	0	0
PCl_en	0	0
NPC_en	1	x
SP_en	0	0
DEMUX	x	x
MA	x	0
MB	x	x
ALU_f	XXXX	0010
MC	XX	xx
RF_wA	0	0
RF wB	0	0
MD	x	x
ME	x	x
DM r	x	x
DM w	0	0



EX1: Contents of Rd is read from the register file by providing Rd to rA. The immediate value K is routed to input-8 of the ALU by setting MA to 0. Then subtraction is performed but nothing is written back to the register file. The condition flags, NZ/X/C ect will be set based on the outcome of the subtraction operation. All other control signals can be don't care sexcept DM. w, SP_en, and PC_en which need to be 0 to prevent overwrite. IR_en can be don't care since it's the last execute cycle

sider the multi-cycle implementation of the RETI (Return from Interrupt) instruction on the enhanced AVR

College Colleg

Control	1F	EXI EX2		
Signals	ar .	EX1	EX1 EX2	
MJ	00	XX	XX	XX
MK	0	x	х	x
ML	0	x	x	x
IR en	1	0	0	x
PC en	-1	0	0	Ð
PCh_en	0	0	- 1	0
PCl_en	0	0	0	- 1
NPC_en	1 3	x	x	X
SP en	0	10	1	0
DEMUX	X	x	1	0
MA		*	τ.	T
MB	х	x	х	x
ALU_f	XXXX	XXXX	XXXX	XXXX
MC	x	×	x	x
RF wA	0	0	0	0
RF wB	0	0	0	0
MD	x	X	х	x
ME	x	x	0	0
DM_r	x	x	- 1	1
DM w	0	0	0	0
MF	x	x	х	x
MG	00	00	00	XX
Adder_f	xx	01	01	XX
MH	x	X	x	x
MI	x	x	x	X

Stage	Micro-operations				
EXI	SP ← SP + 1				
EX2	$PCh \leftarrow M[SP], SP \leftarrow SP + 1$				
EX3	PC1	← M[SP]			
RAI		a Martine a	RETI	0000	
Outp	ut	EXI EX2 EX3			
wA		x	x	x	
D		2 0 2 0			

RAL		RETI	
Output	EXI	EX2	EX3
wA	х	x	х
wB	x	*	X.
rA	X	x	X
rB	x	х	x

Consider the implementation of the name (Relative jump) instruction on the enhanced AVR datapath.

(a) Lists and explain the sequence of microoperations required to implement name.

(b) List and explain the control signals and the Register Address Logic GRAL) output for the name instruction. The result is name and the sequence Address Logic GRAL output for the name instruction.

The Address instruction takes one execute cycle (EXI). The Fetch cycle is shown below.

Stage	Micro-operations			
IF	$IR \leftarrow M[PC], PC \leftarrow PC + 1, NPC \leftarrow PC + 1, RAR \leftarrow PC + 1$			

(a) EX1: PC - NPC + se k

Control	240	RJME
Signals	IF	EXI
MJ	00	01
MK	0	×
ML	0	x
IR_en	1	x
PC_en	1	0
PCh_en	0	
PCl_en	.0	0
NPC_en	1	x
SP_en	0	0
DEMUX	x	x
MA	x	×
MB	x	x
ALU_f	XXXX	XXXX
MC	XX	xx
RF_wA	0	0
RF_wB	0	0
MD	x	x
ME	x	x
DM_r	×	X
DM_w	0	0
MF	x	0
MG	XX	01
Adder_f	xx	- 00
MH	x	x
MI	x	x

RAL	RJMP		
Output	EXI		
wA	x		
wB	x		
rA	x		
rB	x		

This instruction is nearly identical to condition Branch instruction, except the PC is always updated with the target address. PC+1 in NPC is added with the 7-bit sign-extended PC-relative displacement by setting MUXF to 0, MUXG to 01, and Adder_f to 00. The target address is then latched onto the PC by setting PC to 1 (and setting both PCh and PCl to 0's). All other control signals can be don't cares except SP_en, RF wA and RF wb, which are 0 to prevent overwrite. IR en can be don't care

Consider the implementation of the LD Rd, Y+ (Load Indirect and Post-Increment) instruction on the enhanced AVE datapath

AVK OMERGEN.

(a) List and explain the sequence of microoperations required to implement LD Rd, Y+.

(b) List and explain the control signals and the Register Address Logic (RAL) output for the LD Rd, Y+.

instruction.

Note that this instruction takes two execute cycles (EX1 and EX2). The Fetch cycle is shown below

Stage	
IF	$IR \leftarrow M[PC], PC \leftarrow PC + 1, NPC \leftarrow PC + 1, RAR \leftarrow PC + 1$

EX1: DMAR - Yh:YL, Yh:Yl - Yh:Yl+1 EX2: Rd - MIDMAR1

Control	IF	LD Rd, Y+	
Signals	II.	EX1	EX2
MJ	00	xx	XX
MK	0	x	x
ML	0	x	x
IR_en	1	0	x
PC_en	1	0	0
PCh_en	0	0	0
PCl_en	0	0	0
NPC_en	1	×	x
SP_en	0	0	0
DEMUX	x	x	x
MA	x	x	x
MB	x	×	1
ALU_f	XXXX	XXXX	XXXX
MC	XX	01	01
RF_wA	0	1	0
RF_wB	0	1	1
MD	x	x	x
ME	x	x	1
DM_r	x	x	1
DM_w	0	0	0
MF	x	x	x
MG	xx	10	xx

RAL	LD Rd, Y+		
Output	EX1	EX2	
wA	Yh	X	
wB	Yl	Rd	
IA.	Yh	x	
rB	Yl	x	

EX1: The contents of Yh and Yi are read from the Register File by providing Yh and Yi to rA and rB, respectively. Yh:Yi Or Y is routed to DMAB by setting Mit 10. At the same time, Y is incremented by one by the address adder by setting AUL. Ft to 2010 via MUXGs and then latched onto YH and Yi sh MUXC by setting RF_wA and RF_wB to 1s and providing Yh and Yi to wA and wB, respectively. Don't cares except DM_w, which is 0, and IR_en, PC_en, and NPC_end to 0 to prevent overwrite.

EX2: DMA is routed through MUXE and used to fetch the operand from data memory. The fetch operand is routed through MUXB and MUXC to the in8 of the register file and written by setting RF_wB to 1. All others are don't cares except PC_en and SP_en, which are 0 to prevent overwrite

of microoperations required to implement RET.

mals and the Register Address Logic (RAL) output for the RET instruction.

cute cycles (EX1, EX2, and EX3). The Fetch cycle is shown below.

Stage	Micro-operations	RAL
IF	$IR \leftarrow M[PC], PC \leftarrow PC + 1, NPC \leftarrow PC + 1, RAR \leftarrow PC + 1$	Output
	10. 10.1 10.1 10.1 10.1	wA
		wB

Output	EX1	EX2	EX
wA	X	X	X
wB	X	X	X
rA	X	X	X
rB	X	X	X
of SP is routed	to input-A	of the add	ress a
	WA WB rA rB	WA X WB X rA X rB X	Output EX1 EX2 wA x x wB x x rA x x

Control	IF	RET			
Signals		EXI	EX2	EX3	
MU	00	XX	323	XX	
MK	0	x	x	x	
ML	0	x	x	x	
IR_en	1	0	0	X	
PC_en	1	0	0	.0	
PCh_en	0	.0	1	0	
PC1 en	0	0	0		
NPC_en	1	x	x	X	
SP_en	0	12	- 1	.0	
DEMUX	x	x	1	0	
MA	x	X	X	X	
MB	x	X	X	X	
ALU_f	XXXX	XXXX	XXXX	2000	
MC	X	X	X	X	
RF wA	0	0	0	0	
RF_wB	0	0	.0	.0.	
MD	X	- 3	X	- 1	
ME	x	X	0	0	
DM_r	x	X	1	1	
DM_w	0	0	0	0	
MF	x	X	X	x	
MG	00	00	00	XX	
Adder f	XX	01	01	XX	
MH	×	X	X	X	

EXI: Content of SV is routed to input-A of the address adder by setting MG to 00, and incremented by setting Adder_f to 01. Incremented PC is then latched onto SP by setting SP_en to 1. Don't cares, except DM_w, IR_en, and PC_en, set to 0 to prevent

Don't ares, except DM_w, IR_en, and PC_en, set to 0 to prevent overwrite
E32: Content of 5P is routed to input-h of the address Adder by setting Add to Qo, and incremented by setting Adder by the Address to data memory by setting ME to and DM_r to 1. Read value is then routed to DEMUX to the upper byte of Pc, Ie, PCPh by setting MUMIX to 1 and PC_en to 1. Don't care except DM_w, IR_en and PC_en, to prevent overwrites
E32: Data memory located pointed to by SP, Ie, MSPJ which is the lower byte of the return address, is read by providing. SP as an address to the data memory by setting ME to 0 and DM_r to 1. Read value is then routed to DEMUX to the lower byte of the return address, is read by providing. SP as an address to the data memory by setting ME to 0 and DM_r to 1. Read value is then routed to DEMUX to the lower byte of PC_en, PCD besting DUMEX to 1 and PC_en to 1. Don't cares, except DM_w and PC_en, which are 0's to prevent overwrite.

Consider the implementation of the PUSH (Push Register on Stock) instruction on the enhanced AVR datapath.

(a) List and explain the sequence of microoperations required to implement PUSH.

(b) List and explain the control signals and the Register Address Logic (RAL) output for the PUSH instruction

Control	IF	PUSH		
Signals	п	EX1	EX2	
MK	0	X	x	
IR_en	1	0	0	
PC_en	1	0	0	
NPC en	1	0	0	
MG	00	X	X	
MA	X	0	X	
MB	XX	XX	XX	
ALU f	XXXX	0101	XXXX	
MC	X	X	x	
MD	XX	01	XX	
RF wA	0	1	X	
RF_wB	0	1	0	
ME	X	x	1	
MF	X	X	0	
DM_r	X	x	0	
DM w	0	0	1	
Adder_f	XX	XX	XX	
MH	X	X	X	
MI	X	0	x	
MJ	00	XX	XX	

EX1: DMAR \leftarrow SP. SP \leftarrow SP -1 EX2: M[DMAR] ← Rr

RAL	PUSH		
Output	EX1	EX2	
wA	SPh	X	
wB	SP1	X	
rА	SPh	X	
rВ	SP1	Rr	

[35 pst]

- Consider the implementation of the LPM (Load Program Memory) instruction on the enhanced AVR datapath.

(3) List and explain the sequence of microoperations required to implement LPM.

(b) List and explain the control signals and the Register Address Logic (RAL) output for the LPM instruction. Note that this instruction takes three execute cycles (EX1, EX2, and EX3). Countol signals for the Fetch cycle are given below. Cledry explain your trasoning.

(a) EX1: PMAR ← Zh:Zl EX2: MDR ← M[PMAR] EX3: R0 ← MDR

(b)

Control	YVO.	LPM			
Signals	IF	EX1	EX2	EX3	
MJ	00	xx	XX	XX	
MK	0	x	x	x	
ML	0	x	1	x	
IR en	1	0	0	x	
PC en	1	0	0	0	
PCh_en	0	0	0	0	
PC1 en	0	0	0	0	
NPC en	1	x	x	x	
SP en	0	0	0	0	
DEMUX	x	x	x	x	
MA	x	x	x	x	
MB	x	x	x	x	
ALU_f	xxxx	xxxx	xxxx	xxx	
MC	XX	XX	XX	10	
RF wA	0	0	0	0	
RF_wB	0	0	0	1	
MD	x	x	X	X	
ME	x	x	x	x	
DM r	x	x	x	x	
DM w	0	0	0	. 0	
MF	x	x	x	X	
MG	XX	xx or 10	XX	XX	
Adder f	XX	xx or 11	XX	XX	
MH	x	0 or 1	x	x	
MI	x	x	x	x	

wB	X	X	R0
ıA	Zh	X	X
rB.	71	*	X

RAL LPM

register file. This gets latched onto the PMAR register, by setting MH to 0. IR_en, DM_w, PC_en, and SP_en is set to 0 to prevent overwrites. Everything else should be I don't care.

EX2: Program memory gets read to PMAR by setting ML to 1, which is then sent to MDR. IR_en, DM_w, PC_en, and SP_en is set to 0 to prevent overwrites. Everything else is I don't care

EX3: R0 gets MDR by setting MC to 10 and RF_wB to 1. DM_w, PC_en, and SP_en should be set to 0 to prevent overwrites. Everything else should be I don't care.

Control		ICALL		
Signals	IF	EX1	EX2	
MJ	00	xx	11	
MK	0	x	x	
ML	0	x	x	
IR_en	1	0	×	
PC_en	1	x	1	
PCh_en	0	0	0	
PCl_en	0	0	0	
NPC_en	1	0	x	
SP_en	0	1	1	
DEMUX	x	x	x	
MA	x	x	x	
MB	x	x	x	
ALU_f	XXXX	XXXX	XXXX	
MC	xx	xx	xx	
RF_wA	0	0	0	
RF_wB	0	0	0	
MD	x	0	0	
ME	x	0	0	
DM_r	X	0	0	
DM_w	0	1	1	
MF	x	x	x	
MG	XX	00	00	
Adder_f	XX	10	10	
MH	x	x	0	
MI	×	0	1	

RAL	ICALL		
Output	EX1	EX2	
wA	X	x	
wB	x	x	
rA	x	Zh	
rB	x	Z1	

EX1: SP needs to provide the address for data memory, so ME is set to 0. MI is set to 0 because of RARI. To be written, MD is set to 0 and DM, wis set to 1. Adder f is set to 10 for count, and SP_en is set to 1. R_en and SP_en is set to 0 for overwrites. Everything else is I don't care.

EX2: SP needs to provide the address for data memony, so ME is set to 0. Since RARh is selected instead, MI must be 1 but MD and DML, erramiss the same because it still gets written. Again decrement count by setting Adder £ 10 10 and SP_en to 1. Zh and Zl are read in form the register file, which is sent to PC by setting MH to 0. MI set to 111, and PC_en to 1. Everything else should be I don't care.

[50 pt.]

 Consider the implementation of the LD Rd, -x (Load Indirect and Pre-decrement) instruction on the enhanced AVR dampath.
 List and explain the sequence of nucrooperations required to implement LD Rd, -x.
 List and explain the control signals and the Register Address Logic (RAL) output for the LD Rd, -x instruction. Some of the control signals are given below.
 Note that this instruction takes two execute cycles (EXI and EXX). Control signals for the Fetch cycle are given below.

(a) EX1: DMAR — Xh:Xl - 1, Xh:Xl — Xh:Xl - 1 EX2: Rd — M[DMAR]

Control	IF	LD R	d, -X
Signals	11	EX1	EX2
MJ	00	xx	xx
MK	0	x	x
ML	0	x	x
IR_en	1	0	×
PC_en	1	0	0
PCh_en	0	0	0
PCl_en	0	0	0
NPC_en	1	x	×
SP_en	0	0	0
DEMUX	x	x	x
MA	x	×	×
MB	x	×	1
ALU_f	XXXX	XXXX	XXXX
MC	xx	01	0.0
RF_wA	0	. 1	0
RF_wB	0	1	1
MD	x	×	×
ME	x	X	1
DM_r	x	×	1
DM_w	0	0	0
MF	x	X	x
MG	xx	10	XX
Adder_f	xx	10	XX
MH	x	. 1	×
MI	x	×	X

RAL	LD R	i, -X
Output	EX1	EX2
wA	Xh	X
wB	XI	Rd
rA .	Xh	x
īΒ	XI	X

EX1: Contents of Xh and Xl are read from the register file by providing Xh and Xl to rA and rB, respectively. XXXX is decremented by one by the address adder by setting Adder f to 10 via MUXG and then latched onto Xh and Xi via MUXG by setting both RF. WA and RF. wB to 1s and providing Xh and Xl to Wax is and Wisk was prespectively. X is routed to DMAR by setting bith to 1. Don't care sexcept DM, w to 0 and R, e.p, PC_en, and NPC_en to 0 to prevent overwrite.

EX2: DMAR is routed through MUXE and used to fetch the operand from data memory. Fetch operand is routed through MUXB and MUXC to the iniB of the register file and written by setting RF_wB to 1. Don't cares except PC_en and SP_en to 0 to prevent overwrite.

Consider the implementation of the LDD Rd, Y+q (Load Indirect with Displacement Using Index Y) instruction on the enhanced AVR datapath shown on the following page.

(a) List and explain the sequence of microoperations required to implement LDD.

(b) the control signals are given below of the Reputer Address Logic (RAL) output for the LDD instruction. Some of the control signals are given below.

Note that this asstruction takes two onecute cycles (EX1 and EX2). The Fetch cycle is shown below.

 $IF\colon IR \leftarrow M[PC],\, PC \leftarrow PC + 1,\, NPC \leftarrow PC + 1,\, RAR \leftarrow PC + 1$


EX1: DMAR — Y+q Setting the pointer, i.e. placing the address computed by Y+q into the DMAR EX2: Rd — M[DMAR] Loading the value pointed to by Y+q into the destination register

Control		L	LDD		
Signals	IF	EX1	EX2		
MK	0	x	x		
IR en	1	0	0		
PC_en	1	0	0		
NPC_en	1	0	0		
MG	00	XX	xx		
MA	x	0	X		
MB	XX	00	XX		
ALU_f	XXXX	0000	XXXX		
MC	x	x	1		
MD	XX	XX	0		
RF_wA	0	0	0		
RF_wB	0	0	1		
ME	x	x	x		
MF	x	x	0		
DM_r	x	X	1		
DM_w	0	0	0		
Adder_f	XX	XX	XX		
MH	x	x	x		
MI	x	1	X		
MJ	00	xx	XX		
DEMUX	x	x	x		
PCh_en	0	0	0		


RAL	LDD		
Output	EX1	EX2	
wA	X	X	
wB	X	Rd	
rΑ	Yh	X	
rΒ	Yl	X	

Explanation of countries inginine. EXI: To add the offset to address register Y, we must provide both values to the 16-bit ALU given in the datapath. The only way Y can be used as an operand to the ALU is through MLVA coming from the concatenation unit. First the high (Yh) and low (Yl) addresses of the Y is chosen by setting MA=0. We also notice q must pass through MLXB via mput 1, by setting MA=0. The addition operation is must be counted to the DMAR through MLXB via mput 1. To pervent the country of the data of the datapath of the changes to registers and memory, RF w. AF, EF & Band DM, wimust all be set to zero. All other countrol signals to be filled out can be don't caree.

Full Adder



3- Consider (* bit-slice of a n-bit antimetic unit with A_i and B_i as inputs and three controls signals c_i, c_a, and c_{in}, where c_a is the carry-in to the n-bit arithmetic unit (not shown). Design the control logic required implement the following set of arithmetic operations: That is, define the truth bible, 8-map, and realization for the control logic to implement n-bit arithmetic unit. Your design must result in minimum number of logic gates.




We can define the truth table by looking at the requ have the following truth table

Input						Output	
C2	Co	Cin	Operation	5.	5,	So	
0	0	0	F = A + B	1	0	1	
0	0	1	F = A + B + 1	1	0	1	
0	1	0	F = A	0	0	1	
0	1	1	F = A + 1	0	0	1	
1	0	0	F = B'	0	1	0	
1	0	1	F = B' + 1	0	1	0	
1	1	0	F = A + B	0	1	1	
1	1	1	F = A + B' + 1	0	1	1	


Note that control signals s_2 , s_3 , and s_6 are the same regardless whether s_n is 0 or 1. Therefore, the truth table can be simplified to

In	put	Ou		
C_1	Co	8,	5,	So
0	0	1	0	1
0	1	0	0	1
1	0	0	1	0
1	1	0	1	1






Arithmetic - Example 1




Arithmetic - Example 4




Arithmetic - Example 6





Arithmetic - Example 7




M S₂S₁S₀ Micro Operation Description 0 0 0 1 s = y Transfer y



Logic - Example 6

ARITHMETIC M S ₂ S ₄ S ₅ Micro Operation Description
0 1 0 1 s = x ⊕ y EOR




Design a 4-bit arithmetic circuit with three control signals S_1 , S_0 , and C_m (carry-in) using a 4-bit ripple-catadder and logic gates, which performs the following arithmetic operations:











- · 2's complement is the best.
- 1's complement wice as long.
 Significant delay reduction using carry look ahead concept.
 Example 64 bit adder reduced from 130 gate delays to 14, or improved by a factor of 8

CLA Equations

```
- s_0 = x_0 \oplus y_0 \oplus c_0 
- c_1 = g_0 + \rho_0 c_0
```


$$\begin{split} c_1 &= g_0 + \rho_0 c_o \\ c_2 &= g_1 + \rho_1 g_0 + \rho_1 \rho_0 c_o \\ c_3 &= g_2 + \rho_2 g_1 + \rho_2 \rho_1 g_0 + \rho_2 \rho_1 \rho_0 c_o \\ c_4 &= g_3 + \rho_3 g_2 + \rho_3 \rho_2 g_1 + \rho_3 \rho_2 \rho_1 g_0 + \rho_3 \rho_2 \rho_1 \rho_0 c_o \end{split}$$
1st Stage:

• 1st Stage: Can be implemented with two-level logic! (2gds) = $S_1 = x_1 \otimes y_1 \otimes c_1$ - $c_2 = g_1 + p_1 c_1 = g_1 + p_1 (g_2 + p_2 c_2) = g_1 + p_1 g_2 + p_2 p_2 c_2$ - 2nd Stage - $S_2 = x_2 \otimes y_2 \otimes c_2$ - $c_1 = g_2 + p_2 c_2 \otimes g_2 + p_2 (g_1 + p_1 g_2 + p_1 p_2 c_2)$ - $g_2 + p_2 g_3 + p_2 p_3 g_2 + p_2 p_2 p_2 c_2$

3rd Stage

10 stage $-s_3 = x_3 \oplus y_3 \oplus y_2$ $-c_4 = g_3 + p_3c_3 - g_3 + p_3(g_2 + p_2g_1 + p_2p_1g_0 + p_2p_1p_0c_0)$ $= g_3 + p_3g_2 + p_3p_2g_1 + p_3p_2p_1g_0 + p_3p_2p_1p_0c_0$

Cascade CLA Adder




Total delay:

-1 gd for g_i 's and p_i 's for i = 0, 1, ..., n-1

- 1 gd tot g₁ s and p₁ s tot r - 0, 1, ..., n-1 - 2 gds x 3 for c₄, c₈, c₁₂ - 2 gds for c₁₃, c₁₄, c₁₅ (after c₁₂ is available) - 2 gds for s₁₅₋₁₂

For m CLA stages, total delay = 3 + 2m. For m=4, 11 gds (compared to 32 gds for RCA).



(a) Bit-slice ALU.

M	S,S,S	Cn	Micro Operation	Description
1	0 0 1	1	s = y + 1	Increment y
1	0 1 0	1	s = y' + 1	2's complement y
1	100	1	s = x + 1	Increment x
1	1 0 1	0	s = x + y	Add x and y
1	1 1 0	0	s = x + y'	x plus 1's complement of y
1	1 1 0	1	s = x + y' + 1	x plus 2's complement of y
1	1 1 1	0	s = x - 1	Decrement x

(b) Arithmetic operations.

LO	210				
M	S	S	S	Micro Operation	Description
0	0	0	0	s = 0	Clear
0	0	0	1	s = y	Transfer y
0	0	1	0	s = y'	Comp. y
0	0	1	1	s = 1	Set
0	1	0	0	S = X	Transfer x
0	1	0	1	s = x⊕y	EOR
0	1	1	0	s = (x⊕y)'	ENOR
n	1	1	1	c = v'	Comp v

(c) Logic operations.

2- Consider the following AVR instruction code sequence for the 16-bit multiplier from Lab 3:

```
| Get byte of A operand |
| Get byte of B operand |
| Get a result byte from memory |
| In oc = In o + A |
| In i c = In i B + Garry |
| Get a third byte from the result |
| Add carry to be to memory |
| Store second byte to memory |
| Store third byte to memory |
| Z <= E + 1 |
| Decrement counter |
                                                                                                                                                      A, X+
B, Y
A,B
A, Z+
B, Z+
rlo, A
rhi, B
A, Z
A, zero
Z, A
-Z, rhi
-Z, rlo
ZH:ZL, 1
1100D
MUL16_ILOOP:
                                                                                                                                                                                                                                                            ; Decrement counter
; Loop if iLoop != 0
; End inner for loop
```

Solution:

(a) Since all loads and stores are 2 cycles each, we only list the remaining instructions:

mul, adiw: 2 cycles add, adc, dec: 1 cycle brne: 1 cycle when condition is false, 2 cycles when condition is true (for pipelining)

brne is similar to breq; whether one or two execute cycles take place is specifically related to pipelining. As discussed on Slide 64 of the class notes, a one-cycle branch penalty is incurred if the branch is taken (i.e., condition is true) or not.

(b) Non-pipelined: The fetch and execute cycles for each instruction are listed below. Note for the branch instruction one execute cycle is used regardless if the branch is taken or not. This is because pipelining is not employed so any given instruction cannot be fetched until the instruction preceding it has completed the execute cycle.

Instruction		Fetch	EX	Total
ld.	A, X+	1	2	3
ld	В, У	1.	2	3
mul	A,B	1	2	3
ld.	A, Z+	1	2	3
ld	B, Z+	1	2	3
add	rlo, A	1	1	2
adc	rhi, B	1	1	2
ld	A, Z	1	2	3
adc	A, zero	1	1	2
st	Z, A	1	2	3
st	-Z, rhi	1	2	3
st	-Z, rlo	1	2	3
adiw	ZH:ZL, 1	1	2	3
dec	iloop	1	1	2
brne	MUL16 ILOOP	1	1	2

The total number of cycles amounts to 40.

(c) Pipelined: For the pipelined version, after the first fesch, each Fetch cycle is overlapped with the last execute cycle of the preceding instruction. Also, for the bine instruction, since the condition is true, we will have a one-cycle branch penalty resulting in two execute cycles.

Instruc	tion	Fetch	EX	Total
ld	A, X+	1	2	3
ld	B, Y	-	2	2
mul	A,B	-	2	2
1d	A, Z+	-	2	2
ld	B, Z+	19	2	2
add	rlo, A		1	1
adc	rhi, B	-	1	1
ld	A, Z	- 4	2	2
adc	A, zero		1	1
st	Z, A	- 3	2	2
st	-Z, rhi		2	2
st	-Z, rlo		2	2
adiw	ZH:ZL, 1	-	2	2
dec	iloop	- 0	1	1
brne	MUL16 ILOOP	- S	2	2

With pipelining, the total number of cycles is now 27.

(c) The performance improvement is (40-27)/40 = .325 = 32.5%.