Homework 5

Rhea Mae Edwards Student ID# YSS-389-303

1) Combrational Logic in Verilog


41 Samplified Schematic of a Gravet


Suptem Verillag

module exercise (short logic a, b, c, oupot logic y, z);

assign y= a & b & c | a & b & ~c | a & ~b & c;

endmodule






XOR Gade

1 abc -defg

AC+AB



4.6 HDL Module Hexadecimal Seven-Segment Display Decoder

Should handle dignts A,B,C,D,E, and F as well as

System Verillog

module display-decoder (imput logic [3:0] data, output logic [6:0] segments);

aluxys_comb ase(data) Himo: se I always for comparational logic

seaments = 7,6 !!! _!!!0;

segments = 7 6 011 = 0000; segments = 7 6 110 = 1101; 4 / 12 Scamous = 776 111_1001;


4, 47 Segments = J,p 011-0011 26throngs =

J.P.101-1011 4'h6: šegments = J.P 101-1111

```
4/h7: segments = 7/t 111_0000;
              4'hg: segments: 7'b 111_1111;
4'hg: segments: 7'b 111_0011;
              4'ha: Segments = 7'b 111_0111;
4'hb: Segments = 7'b 001_1111;
4'hc: Segments = 7'b 000_1101;
                4"hd: 500 ments = 7"t 011 - 1101;
                4'he; segments = 7'b 100 - 1111;
                4'H? soments = 7'6 100 _0111;
             Max.
         endimodule
2) Seewentral Lapre an Verlieg
  4.25 State Transtoon Diagram of a Described FSM
    SystemVentog
    module fsml (9mput logic clk, reset, smbut logic taken, back, output logic predictionen);
        logic [4:0] state, nextstate;
        parameter 50 = 5.600001; parameter 51 - 5.600001;
          parameter SZ = 5,6 00100;
parameter SZ = 5,6 01000;
          paratreter SY = S'b 10000;
          omank-th @ (boseplate tik > boseplate reset)
            17 (reset) state 2= 52;
                       State = nextstate;
            ERE
        approxe - omp
          (360K) 5ED
                              nextstate = S1;
            SO: 98 (+aken)
                               nextstate = 50;
                  S(9)
                               nextstate = 82;
             S1:98 (Haken)
                              hextstate = 50,
                 6/2C
             S2 SF (taken) hoxtstate - 53,
                              nextstate = SI;
                  epe
             S3; 97 (taken)
                              nextstate = 84;
                              nextstate = 52;
                  6/26
             SY: 94 (taken) hextstate = SY;
                              noxtstate = 53;
                 esc
            default
                              nextstate = 52;
          engase.
```

assign predictation = (state == 54) | (state == 53) | (state == 52 && back);





3) IHOWEN QUESTIONS

4.2 Blocking us Nonblocking in System Verthog

HDLs Support blocking and nondocking assignments in an always I process stetement. A group of blocking assignments are evaluated in the order they appear in the ade, just as one would expect in a standard programming language. A group of nonblocking assignments are evaluated concurrently; all of the statements are evaluated concurrently; all of the statements are evaluated before any of the 1874 hand sides are updated.

System vorilog

always statement $\leq = blockeng$ assignment $\leq = nonblockeng$ assignment