Homework 4

Rhea Mae Edwards student ID # 932-389-303

1) Latches and Flip-Flops

3.35 Xilenx Spartan 3 FPGA

$$t_{p0} = 0.61 \text{ ns}$$
 $t_{p0} = 0.72 \text{ ns}$ $t_{schup} = 0.53 \text{ ns}$ $t_{c0} = 0.30 \text{ ns}$ $t_{c0} = 0.50 \text{ ns}$ $t_{hold} = 0 \text{ ns}$

a) How many consecutive CLBs between two Flip-flops?

$$f = 40 \, \text{MHz}$$
 $f = \frac{1}{7} \, \text{T} = \frac{1}{7} \, \text{No clock skew and no delay}$ Hirough wires between CLBs $T = \text{Trcs} + \text{Tpb} + \text{Tsctup}$ $T = \frac{1}{7} \, \text{Trcs} + \text{Tpb} + \text{Tsctup}$ $T = \frac{1}{7} \, \text{Trcs} + \text{$

b.) How much dock skew can FPGIA have whout violating hold-time?

All paths between Plfp-Plops pass-through at least one CLB
$$t_{skew} \leq (0.5 + 0.3) - 0$$

 $t_{HOLD} > t_{CCG} + t_{CD}$ $t_{skew} \leq 0.8 \text{ ns}$
 $t_{skew} \leq (t_{CCG} + t_{CD_{CLB}}) - t_{HOLD}$ $t_{skew} = 0.8 \text{ ns}$

3.38 The Unfortunate thought on the Metastable State

removing this take)

a) Time to resolve from metastability!

Until 99% certainty of resolution

$$\ln(0.01) = \ln(e^{-t/ac})$$

 $\ln(0.01) = ++/20$
-20

$$+ = -20 \cdot \ln(0.01)$$

 $+ = 92.15$

6) Probability lab partner drag you to the morgue?


$$P = e^{-18920}$$

 $P = 1.23 \times 10^{-4} = 0.000123$

2) Sequential Timing

3.34 An Adder for the Brindingly Fost 2-Bit Refentium Processor

(For Each Frip-Flop)



a) No clock skew, maximum operating frequency of circums $f = \frac{1}{T}$ $T = t_{PCG} + t_{PD} + t_{SCHLP}$

$$f = \frac{1}{110} = 0.0091 = 9.1 \times 10^{-3}$$
 $f = 9.1 \times 10^{-3}$ $f = 9.1 \times 10^{-3}$ $f = 9.1 \times 10^{-3}$

6) Clock Show circust can tolerate at 86Hz

$$t_{skew} < T - t_{RG} - t_{PD} - t_{selup}$$


 $f = 0.008 \, \text{MHz}$ $T = \frac{1}{0.008} = 125 \, \text{ps}$
 $t_{skew} < 125 - 110 \, (calculation shown in previous part)$
 $t_{skew} < 15 \, \text{ps}$ $t_{skew} = 15 \, \text{ps}$


() Clook skew circuit can tolerate before might experience hold violation tskew > (tecait to) - thou = Experience Hold Violation

-tobest poth through logic

3) Finite State Machine


Develop State Machine for a 3-18ft Up Down Counter. Include all 7 Steps State Machine Process One Input controls whether counter an arements or decrements. An Asynchronous Reset to clear count to zero





4) Theoriew Questions

3.5 Design an Edge Detector Ctraft




-Pack a rasang edge (0 > 1 transfron)

Don't need a full stake modifine neccessing, just a small device

3.6 Concept of Papelmana

Overall, procliming in a white is flut (or is) an assembly this, where data through the pracess moves at the same time perferably. There are blocks of combinational lagic moves where between each black there is a back section of movery, which ideally contains and incress the data along the praces concernly and exprentily. It is used for the overall sake of sectionatical through for a given lookably pracess, It makes the everall process none expresently and queckly as each block of combinedicinal lagic specializes in a certicular of the finiting reason. Data to none amostily and expression.

3.9 A Block of Logac Between two Represers



Setup time gets better since not much more time is reeded for the device to setup without qualifying for a setup via letion.
The stew is induced, giving more time for trea logically also.