

Signal name	Value	80 160 240 320 400 480 560 640 720 800 880 960
- CS	x	Tus.
► MISO	Z	
- MOSI	1	
• RST	1	
- SCK	1	
.ar clk	0	
	XXXX	HIX .
⊞ # num	XX	х
▶ reset	Z	
▶ reset_n	Z	
segments segments	xx	x x
⊕ sel	X	X.
≖ serial_in	Z	
≠ serial_out	1	

```
module AD7705(input reset, //Active High Reset
     module divider (
           input [15:0] ADC data,
           output reg [7:0] num
200
           );
201
           always @ (*)
202
203
               begin
204
                   num = ((ADC data)/2^16) * (333/10);
205
               end
206
207
       endmodule
208
209
     module digit parser(
226

    module output select(
     module state machine ( //example of a Moore type state machine
247
     module clock counter (
     module seven segment (
354
     module fpga(
           input clk, //this was added
           input [7:0] number,
           input reset n,
           output [2:0] select,
           output [6:0] segments );
           wire clock;
362
           //wire clk;
           wire [3:0] ones;
364
           wire [3:0] tens;
           wire [3:0] hunds;
           wire [3:0] thous;
           wire [3:0] data;
```

```
digit_parser dp(
        .number (number),
        .ones (ones) ,
        .tens(tens),
        .hunds (hunds) ,
        .thous(thous));
    output select os (
       .select(select),
        .ones (ones) ,
        .tens(tens),
        .hunds (hunds) ,
        .thous (thous) ,
        .data(data));
    //This module is instantiated from another file, 'State Machine.v'
    //It contains a Moore state machine that will take a clock and reset, and output LED combinations
    state_machine sm(
        .clk_i(clock),
        .reset_n(reset_n),
        .select(select));
    //This module is instantiated from another file, 'Clock Counter.v'
    //It will take an input clock, slow it down based on parameters set inside of the module, and output the new clock. Reset functionality is also built-in
    clock counter cc(
        .clk i(clk),
        .reset_n(reset_n),
        .clk_o(clock));
    seven segment ss (
        .data(data),
        .segments(segments));
    OSCH #("2.08") osc_int (
                                                //"2.03" specifies the operating frequency, 2.03 MHz. Other clock frequencies can be found in the MachX02's documentation
                                                 //Specifies active state
        .STDBY (1'b0),
        .OSC(clk),
                                                //Outputs clock signal to 'clk' net
        .SEDSTDBY());
endmodule
```

```
module top(
411
           input reset,
412
           input reset n,
           input MISO, // Master Input Slave Output, connect to Dout on ADC module. Set Pullmode to none
414
           output RST, //ADC reset, connect to RST on ADC module
           output CS, //Channel Select, connect to the CS pin on ADC module
           output SCK, //Serial Clock, connect to SCK pin on ADC module
417
           output MOSI, //Master Output Slave Input, connect to Din on ADC module.
418
           output [2:0] sel,
419
           output [6:0] segments
           );
           wire serial out;
           wire serial in;
           wire [15:0] data;
           wire clk:
           wire [7:0] num;
           assign serial in = MISO;
           assign MOSI = serial_out;
           AD7705 ADC (
432
               .reset (reset) ,
433
               .MISO(serial in),
434
               .MOSI (serial out) ,
435
               .SCK (SCK) ,
               .CS(CS),
               .RST (RST) ,
               .ADC_data(data),
               .clk(clk)
440
               );
441
442
           divider div (
               .ADC data(data),
444
               .num (num)
               );
           fpga fpga (
448
               .clk(clk),
449
               .number (num),
450
               .reset n(reset n),
               .select(sel),
452
               .segments (segments)
               );
       endmodule
```