## Assignment #4

Stage	Micro-Operation	
IF	$IR \leftarrow M[PC], PC \leftarrow PC + 1, NPC \leftarrow PC + 1, RAR \leftarrow PC + 1$	

- 1. Consider the implementation of the **MOVW Rd, Rr** (*Copy Register Word*) instruction on the enhanced AVR datapath.
  - (a) List and explain the sequence of micro-operations required to implement MOVW Rd, Rr.
  - (b) List and explain the control signals and the Register Address Logic (RAL) output for the MOVW Rd, Rd.

Note that this instruction takes one execute cycle (EX). Control signals for the Fetch cycle are given below. Clearly explain your reasoning.

(a) EX1: 
$$Rd + 1:Rd \leftarrow Rr + 1:Rr$$

	The contents being read from and written to, Rr + 1 and Rr to rA and rB, and Rd + 1
	and Rd to wA and wB. MC is set to 01 to allow Rr to traverse MUXC, and MG to 1
EX1	to allow pass through the address adder. Adder_f is set to 11 for move, and both
	RF_wA and RF_wB is set to 1. PC_en, PCl_en, PCh_en, SP_en, and DM_w are set
	to 0 to prevent overwrites. Everything else should be "don't care".

Control Cionala	IE	MOVW	
Control Signals	IF	EX	
MJ	0	X	
MK	0	X	
ML	0	X	
IR_en	1	X	
PC_en	1	0	
PCh_en	0	0	
PCl_en	0	0	
NPC_en	1	X	
SP_en	0	0	
DEMUX	X	X	
MA	X	X	
MB	X	X	
ALU_f	XXXX	xxxx	
MC	XX	01	
RF_wA	0	1	
RF_wB	0	1	
MD	X	X	
ME	X	X	
DM_r	X	X	
DM_w	0	0	
MF	X	X	

MG	X	1
Adder_f	XX	11
Inc_Dec	X	X
MH	X	X
MI	Х	X

DAI Outroit	MOVW	
RAL Output	EX	
wA	Rd + 1	
eB	Rd	
rA	Rr + 1	
rB	Rr	

- 2. Consider the implementation of the **ST** –**X**, **Rr** (*Store Indirect and Pre-Decrement*) instruction on the enhanced AVR datapath.
  - (a) List and explain the sequence of micro-operations required to implement ST –X, Rr.
  - (b) List and explain the control signals and the Register Address Logic (RAL) output for the ST –X, Rr instruction.

Note that this instruction takes two execute cycles (EX1 and EX2). Control signals for the Fetch cycle are given below. Clearly explain your reasoning.

(a) EX1: DMAR  $\leftarrow$  Xh:Xl, Xh:Xl  $\leftarrow$  Xh:Xl -1

EX2:  $M[DMAR] \leftarrow Rr$ 

	The contents of Xh and Xl are read from the register file by providing Xh and Xl to
	rA and rB, and also to wA and wB. This gets latched onto the DMAR register, by
EX1	setting MH to 0. To be written, MG is set to 01, and MC is set to 01. Adder_f is set to
	10 for count, and both RF_wA and RF_wB is set to 1. IR_en, DM_w, PC_en, and
	SP_en are set to 0 to prevent overwrites. Everything else should be "don't care".
	DMAR needs to provide the address for data memory through MUXE, so ME is set
EX2	to 1. Rr is written to data memory by setting DM_w to 1. PC_en, PCH_en, PC1_en,
	and SP_en are set to 0 to prevent overwrites. Everything else should be "don't care".

Control Signals	IE	ST -	-X, Rr
Control Signals	IF	EX1	EX2
MJ	0	XX	XX
MK	0	X	X
ML	0	X	X
IR_en	1	0	X
PC_en	1	0	0
PCh_en	0	0	0
PCl_en	0	0	0
NPC_en	1	X	X
SP_en	0	0	0
DEMUX	X	X	X
MA	X	X	X
MB	X	X	X
ALU_f	XXXX	XXXX	XXXX
MC	XX	01	XX
RF_wA	0	1	0
RF_wB	0	1	0
MD	X	X	1
ME	X	X	1
DM_r	X	X	0
DM_w	0	0	1
MF	X	X	X
MG	X	01	XX
Adder_f	XX	10	XX

Inc_Dec	X	X	X
MH	X	0	X
MI	X	X	X

DAI Output	ST –X, Rr		
RAL Output	EX1	EX2	
wA	Xh	X	
eB	Xl	X	
rA	Xh	X	
rB	Xl	Rd	

- 3. Consider the implementation of the **ICALL** (*Indirect Call to Subroutine*) instruction on the enhanced AVR datapath. ICALL is similar to the RCALL (Relative Call to Subroutine) instruction, except that the Z register points to the target address.
  - (a) List and explain the sequence of micro-operations required to implement ICALL.
  - (b) List and explain the control signals and the Register Address Logic (RAL) output for the ICALL instruction.

Note that this instruction takes two execute cycles (EX1 and EX2). Control signals for the Fetch cycle are given below. Clearly explain your reasoning.

(a) EX1:  $M[SP] \leftarrow RARI, SP \leftarrow SP - 1$ 

EX2:  $M[SP] \leftarrow RARh, SP \leftarrow SP - 1, PC \leftarrow Z$ 

EX1	SP needs to provide the address for data memory, so ME is set to 0. MI is set to 0 because of RAR1. To be written, MD is set to 0 and EM_w is set to 1. Adder_f is set to 10 for count, and SP_en is set to 1. IR_en and SP_en is set to 0 for overwrites. Everything else is "don't care".
EX2	SP needs to provide the address for data memory, so ME is set to 0. Since RARh is selected instead, MI must be 1 but MD and DM_w remains the same because it still gets written. Again decrement count by setting Adder_f to 10 and SP_en to 1. Zh and Zl are read in form the register file, which is sent to PC by setting MH to 0, MJ set to 11, and PC_en to 1. Everything else should be "don't care."

Control Signals	IF	ICALL	
Control Signals	IF	EX1	EX2
MJ	00	XX	11
MK	0	X	X
ML	0	X	X
IR_en	1	0	X
PC_en	1	X	1
PCh_en	0	0	0
PCl_en	0	0	0
NPC_en	1	0	X
SP_en	0	1	1
DEMUX	X	X	X
MA	X	X	X
MB	X	X	X
ALU_f	XXXX	XXXX	XXXX
MC	XX	XX	XX
RF_wA	0	0	0
RF_wB	0	0	0
MD	X	0	0
ME	X	0	0
DM_r	X	0	0
DM_w	0	1	1
MF	X	X	X

MG	X	0	0
Adder_f	XX	10	10
Inc_Dec	X	X	X
MH	X	X	0
MI	Х	0	1

RAL Output	ICALL		
	EX1	EX2	
wA	X	X	
eB	X	X	
rA	X	Zh	
rB	X	Zl	

- 4. Consider the implementation of the **LPM** (*Load Program Memory*) instruction on the enhanced AVR datapath.
  - (a) List and explain the sequence of micro-operations required to implement LPM.
  - (b) List and explain the control signals and the Register Address Logic (RAL) output for the LPM instruction.

Note that this instruction takes three execute cycles (EX1, EX2, and EX3). Control signals for the Fetch cycle are given below. Clearly explain your reasoning.

(a) EX1: PMAR ← Zh:Zl EX2: M[PMAR] EX3: R0 ← MDR

EX1	rA gets Zh and RB gets Zl to read from the register file. This gets latched onto the PMAR register, by setting MH to 0. IR_en, DM_w, PC_en, and SP_en is set to 0 to prevent overwrites. Everything else should be "don't care".
EX2	Program memory gets read to PMAR by setting ML to 1, which is then sent to MDR. IR_en, DM_w, PC_en, and SP_en is set to 0 to prevent overwrites. Everything else should be "don't care".
EX3	R0 get MDR by setting MC to 10 and RF_wB to 1. DM_w, PC_en, and SP_en should be set to 0 to prevent overwrites. Everything else should be "don't care".

C	IE	LPM		
Control Signals	IF	EX1	EX2	EX3
MJ	0	X	X	X
MK	0	X	X	X
ML	0	X	1	X
IR_en	1	0	0	X
PC_en	1	0	0	0
PCh_en	0	0	0	0
PCl_en	0	0	0	0
NPC_en	1	X	X	X
SP_en	0	0	0	0
DEMUX	X	X	X	X
MA	X	X	X	X
MB	X	X	X	X
ALU_f	XXXX	XXXX	XXXX	XXXX
MC	XX	XX	XX	10
RF_wA	0	0	0	0
RF_wB	0	0	0	1
MD	X	X	X	X
ME	X	X	X	X
DM_r	X	X	X	X
DM_w	0	0	0	0
MF	X	X	X	X
MG	X	X	XX	XX

Adder_f	XX	X	XX	XX
Inc_Dec	X	X	X	X
MH	X	0	X	X
MI	X	X	X	X

DAI Output	LPM			
RAL Output	EX1	EX2	EX3	
wA	X	X	X	
eB	X	X	R0	
rA	Zh	X	X	
rB	Zl	X	X	