



```
1 module digit parser(
 2
         input [7:0] number,
         output reg [3:0] ones,
 4
         output reg [3:0] tens,
         output reg [3:0] hunds,
         output reg [3:0] thous );
 8
        always @ (*)
 9
            begin
10
                 ones = number % 10;
11
                 tens = number * 13/128 % 10;
12
                 hunds = number * 13/128 * 13/138 % 10;
13
                 thous = number * 13/128 * 13/128 * 13/128 % 10;
14
            end
15
16
    endmodule
17
18
    module output select(
19
        input [2:0] select,
20
        input [3:0] ones,
21
        input [3:0] tens,
22
        input [3:0] hunds,
23
        input [3:0] thous,
        output reg [3:0] data );
25
26
27
        always @ (*)
28
            begin
29
                 case (select)
30
                     0: data = ones;
31
                     1: data = tens;
32
                     3: data = hunds;
33
                     4: data = thous;
34
                 endcase
35
            end
36
37
    endmodule
39
    module state machine ( //example of a Moore type state machine
         input clk i,
40
41
         input reset_n,
42
43
         output reg [2:0] select );
44
45
            //state and next state registers
46
            reg [1:0] state;
47
            reg [1:0] state n;
48
49
            //each possible value of the state register is given a unique name for easier use later
50
            parameter S0 = 2'b00;
51
            parameter S1 = 2'b01;
```

```
52
             parameter S2 = 2'b10;
53
             parameter S3 = 2'b11;
54
55
             //asynchronous reset will set the state to the start, SO, otherwise, the state is changed on the positive
     edge of the clock signal
56
             always @ (posedge clk i, negedge reset n)
57
                 begin
58
                     if(!reset n)
59
                         state = S0;
60
                     else
61
                         state = state n;
62
63
                 end
64
65
             //this section defines what the next state should be for each possible state. in this implementation, it
     simply rotates through each state automatically
66
             always @ (*)
67
                begin
68
                     case (state)
69
                         S0: state n = S1;
70
                         S1: state n = S2;
71
                         S2: state n = S3;
72
                         S3: state n = S0;
73
74
                         default: state n = S0;
75
                     endcase
76
                 end
77
78
             //this is the output definition section of the state machine. outputs are based on which state the state
    machine is currently on
79
             //hex values are used for the LEDs since there are 8 of them and hex values are an effective way of
     represiting this size
             //numbers are represented by the number of bits (not digits!), an apostrophe, the base system, then the
80
    value
81
             //common bases are binary, b, octal, o, decimal, d, hexadecimal, h
82
             always @ (*)
83
                 begin
84
                     if (state == SO)
85
                         select = 0;
86
                     else if(state == S1)
87
                         select = 1:
88
                     else if(state == S2)
89
                         select = 3;
90
                     else
91
                         select = 4;
92
                 end
93
94
95
    endmodule
96
97 module clock counter(
```

```
//often, "tags" are added to variables to denote what they do for the user
 98
          input clk i,
          input reset n,
                              //here, 'i' is used for input and 'o' for the output, while 'n' specifies an active low
      signal ("not")
100
          output reg clk_o );
101
102
                                                                   //register stores the counter value so that it can be
103
              reg [18:0] count = 0;
      modified on a clock edge. register size needs to store as large of a number as the counter reaches
104
                                                               //for this implementation, count must reach 415999, so 2^n
      >= 415999, n = 19
105
106
              always @ (posedge clk i)
107
                  begin
108
                      count <= count + 1;
                                                               //at every positive edge, the counter is increased by 1
109
                      if(!reset n)
110
                          begin
111
                              clk o <= 0;
112
                              count \leq 0;
                                                               //if reset (active low) is pushed, the counter is reset
113
                          end
114
                      else
115
                          if(count >= 5000)
                                                               //count value of greater than or equal to this value
      causes the output clock to be inverted. the resulting frequency will be input frequency/(1+count value)
116
                                                               //for this implementation, a frequency of 5 Hz was
                              begin
      desired, so 2.08e6/5 - 1 = 415999
117
                                  clk o <= ~clk o;
                                  count <= 0;
                                                               //resets the counter after the output clock has been
118
      inverted
119
                              end
                  end
121
122
123
      endmodule
124
125
     module seven segment (
126
          input [3:0] data,
127
          output reg [6:0] segments );
128
129
          always @(*)
130
              case ( data ) // 7'bABCDEFG
131
                  0 : segments = 7'b0000001;
132
                  1 : segments = 7'b1001111;
133
                  2 : segments = 7'b0010010;
134
                  3 : segments = 7'b0000110;
                  4 : segments = 7'b1001100;
135
136
                  5 : segments = 7'b0100100;
137
                  6 : segments = 7'b0100000;
138
                  7 : segments = 7'b0001111;
139
                  8 : segments = 7'b00000000;
140
                  9 : segments = 7'b0001100;
141
                  default : segments = 7'b11111111;
142
              endcase
```

```
143
144
      endmodule
145
146
     module fpga(
147
          input [7:0] number,
148
          input reset n,
149
          output [2:0] select,
150
          output [6:0] segments );
151
152
          wire clock;
153
          wire clk;
154
          wire [3:0] ones;
155
          wire [3:0] tens;
156
          wire [3:0] hunds;
157
          wire [3:0] thous;
158
          wire [3:0] data;
159
160
161
          digit parser dp(
162
              .number (number) ,
163
              .ones (ones) ,
164
              .tens(tens),
165
              .hunds (hunds) ,
166
              .thous(thous));
167
168
          output select os (
169
              .select(select),
170
              .ones (ones) ,
171
              .tens(tens),
172
              .hunds (hunds) ,
173
              .thous (thous) ,
174
              .data(data));
175
176
          //This module is instantiated from another file, 'State Machine.v'
177
          //It contains a Moore state machine that will take a clock and reset, and output LED combinations
178
          state machine sm (
179
              .clk i(clock),
180
              .reset n(reset n),
181
              .select(select));
182
183
          //This module is instantiated from another file, 'Clock_Counter.v'
184
          //It will take an input clock, slow it down based on parameters set inside of the module, and output the new
      clock. Reset functionality is also built-in
185
          clock_counter cc(
186
              .clk i(clk),
187
              .reset_n(reset_n),
188
              .clk o(clock));
189
190
          seven segment ss (
191
              .data(data),
192
              .segments(segments));
```

```
193
         OSCH #("2.08") osc_int (
                                                   //"2.03" specifies the operating frequency, 2.03 MHz. Other clock
194
     frequencies can be found in the MachX02's documentation
195
             .STDBY(1'b0),
                                                    //Specifies active state
                                                    //Outputs clock signal to 'clk' net
196
             .OSC(clk),
             .SEDSTDBY());
197
198
199
     endmodule
200
201
```