

# Verification and Validation Report: Measuring Microstructure Changes During Thermal Treatment

Team #30, ReSprint

Edwin Do

Joseph Braun

Timothy Chen

Abdul Nour Seddiki

Tyler Magarelli

March 8, 2023

# 1 Revision History

Date	Name	Notes
Mar 8 2023	Edwin Do	Added usability test results
Mar 8 2023	Edwin Do	Added Traceability matrices

## 2 Symbols, Abbreviations and Acronyms

change capacity to size

symbol	description
T	Test

[symbols, abbreviations or acronyms – you can reference the SRS tables if needed —SS]

# Contents

<b>1</b>	<b>Revision History</b>	<b>i</b>
<b>2</b>	<b>Symbols, Abbreviations and Acronyms</b>	<b>ii</b>
<b>3</b>	<b>Functional Requirements Evaluation</b>	<b>1</b>
<b>4</b>	<b>Nonfunctional Requirements Evaluation</b>	<b>1</b>
4.1	Usability . . . . .	2
4.2	Performance . . . . .	3
4.3	etc. . . . .	3
<b>5</b>	<b>Comparison to Existing Implementation</b>	<b>3</b>
<b>6</b>	<b>Unit Testing</b>	<b>5</b>
6.1	Calculation Module . . . . .	5
6.2	User Input Validation Module . . . . .	7
6.3	Hardware Input Validation Module . . . . .	9
<b>7</b>	<b>Changes Due to Testing</b>	<b>10</b>
<b>8</b>	<b>Automated Testing</b>	<b>10</b>
<b>9</b>	<b>Trace to Requirements</b>	<b>10</b>
<b>10</b>	<b>Trace to Modules</b>	<b>10</b>

## List of Tables

## List of Figures

This document ... Section 11 Code Coverage Metrics is removed.

### **3 Functional Requirements Evaluation**

### **4 Nonfunctional Requirements Evaluation**

In the section

## 4.1 Usability

The table below shows the results of our usability tests based on the tests in the V&V plan based on the requirements mentioned in the SRS. Each requirement can be traced to multiple unit tests and the usability survey used can be found in the Appendix.

Usability Tests				
Test Requirement	Related Unit Tests	Description	Expected Result	Result
NF-UT1	AF	Completing tasks without additional assistance.	User will be complete tasks successfully	PASS
NF-UT2	AX	Interact with interace to modify parameters.	User will be able to modify the parameters accurately and quickly.	PASS
NF-UT3	AL	Completing all tasks with limited number of mistakes	User will be able to complete all tasks with <i>MAX_MISTAKE</i>	PASS
NF-UT3	AL	Verifying if interacting with the application previously improves ease of use (learnability)	User will be able to complete the tasks more quickly and accurately the second time	PASS
NF-UT5	AS	Verifying how calculations are performed is hidden	User will not know how calculations are performed after doing the set of tasks	PASS
NF-UT6	AS	Verifying appropriate application size upon installation	User will install application onto computer and verify that the application size is less than or equal to <i>MAX_SIZE</i>	PASS

## **4.2 Performance**

## **4.3 etc.**

# **5 Comparison to Existing Implementation**

This section will not be appropriate for every project.





## 6 Unit Testing

### 6.1 Calculation Module

Unit Tests for Calculation Module					
Unit Test ID	Description	Input	Expected Output	Output	Result
UT-C1	Testing the getResistance Method	From HardwareInput ADT: Voltage = 5, Current = 1	5.000	5.000	PASS
UT-C1	Testing the getResistance Method	From HardwareInput ADT: Voltage = 4, Current = 0.6	6.667	6.667	PASS
UT-C2	Testing the getResistance Method	From HardwareInput ADT: Voltage = -5, Current = 1	Invalid	Invalid	PASS
UT-C2	Testing the getResistance Method	From HardwareInput ADT: Voltage = -4, Current = 0.6	Invalid	Invalid	PASS
UT-C3	Testing the getResistivity Method	Resistance = 3, Area = 2.5, Length = 2	3.750	3.750	PASS
UT-C3	Testing the getResistivity Method	Resistance = 2, Area = 2.8, Length = 1	5.600	5.600	PASS
UT-C4	Testing the getResistivity Method	Resistance = A, Area = 2.8, Length = 0	Invalid	Invalid	PASS
UT-C4	Testing the getResistivity Method	Resistance = 1, Area = 0, Length = BC	Invalid	Invalid	PASS
UT-C5	Testing the calcResistance Method	Voltage = 2.6, Current = 2 5	1.300	1.300	PASS
UT-C5	Testing the calcResistance Method	Voltage = 3.6, Current = 2	1.800	1.800	PASS

Unit Tests for Calculation Module (Continued)					
Unit Test ID	Description	Input	Expected Output	Output	Result
UT-C6	Testing the calcResis- tance Method	Voltage = AB, Current = 0	Invalid	Invalid	PASS
UT-C6	Testing the calcResis- tance Method	Voltage = 0, Current = DR	Invalid	Invalid	PASS
UT-C7	Testing the calcResistiv- ity Method	Resistance = 2, Area = 1.5, Length = 2	1.500	1.500	PASS
UT-C7	Testing the calcResistiv- ity Method	Resistance = 1.8, Area = 1.3, Length = 1.5	1.560	1.560	PASS
UT-C8	Testing the calcResistiv- ity Method	Resistance = AB, Area = 1, Length = 2	Invalid	Invalid	PASS
UT-C8	Testing the calcResistiv- ity Method	Resistance = 2, Area = 2, Length = NT	Invalid	Invalid	PASS

## 6.2 User Input Validation Module

Unit Tests for User Input Validation Module					
Unit Test ID	Description	Input	Expected Output	Output	Result
UT-UI1	Testing the get userInput Method	N/A	UserInput (SamplingRate: 60, SampleLength: 4, SampleWidth:2)	UserInput (SamplingRate: 60, SampleLength: 4, SampleWidth:2)	PASS
UT-UI2	Testing the validate-FileData Method	FileName: Test, Date: 03/01/2023, Name: Test	TRUE	TRUE	PASS
UT-UI2	Testing the validate-FileData Method	FileName: Output, Date: 03/01/2023, Name: John	TRUE	TRUE	PASS
UT-UI3	Testing the validate-FileData Method	FileName: Output, Date: Some-day, Name: Tester	FALSE	FALSE	PASS
UT-UI3	Testing the validate-FileData Method	FileName: 0, Date: 03/01/2023, Name: 0	FALSE	FALSE	PASS

Unit Tests for User Input Validation Module (Continued)					
Unit Test ID	Description	Input	Expected Output	Output	Result
UT-UI4	Testing the validateSampleData Method	SamplingRate: 50, SampleLength:2, SampleWidth:5	TRUE	TRUE	PASS
UT-UI4	Testing the validateSampleData Method	SamplingRate: 60, SampleLength:1.5, SampleWidth:3	TRUE	TRUE	PASS
UT-UI5	Testing the validateSampleData Method	SamplingRate: -7, SampleLength:1.5, SampleWidth:3	FALSE	FALSE	PASS
UT-UI5	Testing the validateSampleData Method	SamplingRate: 60, SampleLength:-5, SampleWidth:3	FALSE	FALSE	PASS

### 6.3 Hardware Input Validation Module

Unit Tests for Hardware Input Validation Module					
Unit Test ID	Description	Input	Expected Output	Output	Result
UT-HI1	Testing the getHardwareInput Method	-	HardwareInput ( Voltage: 5, Current: 3)	HardwareInput ( Voltage: 5, Current: 3)	PASS
UT-HI2	Testing the validateParameters Method	Voltage: 3.0 , Time: 5:31 PM , Current: 1.0	TRUE	TRUE	PASS
UT-HI2	Testing the validateFileData Method	Voltage: 3.2 , Time: 5:45 PM , Current: 1.2	TRUE	TRUE	PASS
UT-HI3	Testing the validateFileData Method	Voltage: 10 , Time: 5:48 PM , Current: NY	FALSE	FALSE	PASS
UT-HI3	Testing the validateFileData Method	Voltage: YT , Time: 5:51 PM , Current: 0.5	FALSE	FALSE	PASS

## 7 Changes Due to Testing

## 8 Automated Testing

## 9 Trace to Requirements

Traceability Matrix to Non Functional Requirements			
Requirement Type	Requirement(SRS)	Test Requirement	Related Unit Tests
Non Functional	NFR-U1	NF-UT1	U
Non Functional	NFR-U2	NF-UT2	U
Non Functional	NFR-U3	NF-UT3	U
Non Functional	NFR-U4	NF-UT4	U
Non Functional	NFR-U5	NF-UT5	U
Non Functional	NFR-U6	NF-UT6	U

Traceability Matrix to Functional Requirements			
Requirement Type	Requirement(SRS)	Test Requirement	Related Unit Tests
Functional	FR1	FR-T1	U
Functional	FR2	FR-T2	U
Functional	FR3	FR-T3	U
Functional	FR4	FR-T4	U
Functional	FR5	FR-T5	U
Functional	FR6	FR-T6	U

## 10 Trace to Modules

## References

## Appendix — Reflection

The information in this section will be used to evaluate the team members on the graduate attribute of Lifelong Learning. Please answer the following questions:

- 1.
- 2.